



General Description

The MAX8903A-MAX8903E/MAX8903G/MAX8903H/ MAX8903J/MAX8903Y are integrated 1-cell Li+ chargers and Smart Power Selectors™ with dual (AC adapter and USB) power inputs. The switch mode charger uses a high switching frequency to eliminate heat and allow tiny external components. It can operate with either separate inputs for USB and AC adapter power, or from a single input that accepts both. All power switches for charging and switching the load between battery and external power are included on-chip. No external MOSFETs. blocking diodes, or current-sense resistors are required.

The MAX8903_ features optimized smart power control to make the best use of limited USB or adapter power. Battery charge current and SYS output current limit are independently set. Power not used by the system charges the battery. Charge current and SYS output current limit can be set up to 2A while USB input current can be set to 100mA or 500mA. Automatic input selection switches the system from battery to external power. The DC input operates from 4.15V to 16V with up to 20V protection, while the USB input has a range of 4.1V to 6.3V with up to 8V protection.

The MAX8903 internally blocks current from the battery and system back to the DC and USB inputs when no input supply is present. Other features include prequal charging and timer, fast charge timer, overvoltage protection, charge status and fault outputs, power-OK monitors, and a battery thermistor monitor. In addition, on-chip thermal limiting reduces battery charge rate and AC adapter current to prevent charger overheating. The MAX8903_ is available in a 4mm x 4mm, 28-pin thin QFN package.

The various versions of the MAX8903_ allow for design flexibility to choose key parameters such as system regulation voltage, battery pregualification threshold, and battery regulation voltage. The MAX8903B/ MAX8903E/MAX8903G also includes power-enable on battery detection. See the Selector Guide section for complete details.

Applications

PDAs. Palmtops, and Wireless Handhelds Personal Navigation Devices

Portable Multimedia **Players** Mobile Internet Devices Ultra Mobile PCs

Smart Cell Phones

Selector Guide appears at end of data sheet.

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.

Features


- **♦** Efficient DC-DC Converter Eliminates Heat
- **♦** 4MHz Switching for Tiny External Components
- ♦ Instant On—Works with No/Low Battery
- ◆ Dual Current-Limiting Inputs—AC Adapter or USB Automatic Adapter/USB/Battery Switchover to **Support Load Transients** 50mΩ System-to-Battery Switch Supports USB Spec
- ♦ Thermistor Monitor
- **♦ Integrated Current-Sense Resistor**
- ♦ No External MOSFETs or Diodes
- ♦ 4.1V to 16V Input Operating Voltage Range

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX8903AETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903BETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903CETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903DETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903EETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903GETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903HETI+T	-40°C to +85°C	28 Thin QFN-EP*
MAX8903JETI+T**	-40°C to +85°C	28 Thin QFN-EP*
MAX8903YETI+T	-40°C to +85°C	28 Thin QFN-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit



Pin Configuration appears at end of data sheet.

Maxim Integrated Products 1

^{*}EP = Exposed pad.

^{**}Future product—contact factory for availability.

T = Tape and reel.

ABSOLUTE MAXIMUM RATINGS

DC, LX to GND0.3V to - DCM to GND0.3V to (V _{DC} + 0 DC to SYS6V to - BST to GND0.3V to - BST TO LX0.3V to	3V) CS Cc 20V SYS C 26V BAT C -6V VL Sho	ntinuous Current (total in two pins)
USB to GND0.3V to		nuous Power Dissipation (T _A = +70°C)
USB to SYS6V to		Pin Thin QFN-EP
VL to GND0.3V to		ultilayer (derate 28.6mW/°C above +70°C)2286mW
THM, IDC, ISET, CT to GND0.3V to $(V_{VL} + (V_{VL} + (V_{V$	3V) 28-I	Pin Thin QFN-EP
DOK, FLT, CEN, UOK, CHG, USUS,	Sir	ngle-Layer (derate 20.8mW/°C above +70°C)1666.7mW
BAT, SYS, IUSB, CS to GND0.3V to	-6V Opera	ting Temperature Range40°C to +85°C
SYS to BAT0.3V to	-6V Juncti	on Temperature Range40°C to +150°C
PG, EP (exposed pad) to GND0.3V to +	.3V Storag	ge Temperature Range65°C to +150°C
DC Continuous Current (total in two pins)2.44	ms Lead	Temperature (soldering, 10s)+300°C
USB Continuous Current	6A Solder	ring Temperature (reflow)+260°C
Stresses hevond those listed under "Absolute Maximum Ratings" ma	cause nermanent	damage to the device. These are stress ratings only, and functional

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DC} = V_{USB} = 5V, V_{BAT} = 4V, \text{ circuit of Figure 2, } T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}$.) (Note 1)

PARAMETER	CONDITIONS				TYP	MAX	UNITS	
DC INPUT								
DC Operating Range				4.15		16	V	
DOLL III TI III	When V _{DOK} goes low, V _{DC}		No valid USB input	3.9	4.0	4.1		
DC Undervoltage Threshold	rising, 500mV typical hyster	esis	Valid USB input	4.0	4.3	4.4	V	
DC Overvoltage Threshold	When V _{DOK} goes high, V _{DO} hysteresis	; risin	g, 500mV typical	16.5	17	17.5	V	
	Charger enabled, no switch	ing, V	'sys = 5V		2.3	4		
	Charger enabled, f = 3MHz	, V _{DC}	= 5V		15			
DC Supply Current	Charger enabled, $V_{\overline{CEN}} = 0$	V, 100	mA USB mode (Note 2)		1	2	mA	
	Charger enabled, $V_{\overline{CEN}} = 5$		1	2				
	V _{DCM} = 0V, V _{USUS} = 5V		0.10	0.25	1			
DC High-Side Resistance							Ω	
DC Low-Side Resistance					0.15		Ω	
DC-to-BAT Dropout Resistance	Assumes a 40mΩ inductor resistance (R _L)				0.31		Ω	
DC-to-BAT Dropout Voltage	When SYS regulation and c 200mV hysteresis	hargir	ng stops, V _{DC} falling,	0	15	30	mV	
Minimum Off Time (toffmin)					100		ns	
Minimum On Time (tonmin)					70		ns	
	MAX8903A/B/C/D/E/H/J/Y	VDO	$C = 8V, V_{BAT} = 4V$		4			
Switching Frequency (fsw)	IVIAX09USA/D/C/D/E/N/J/Y	VDO	$V_{DC} = 5V$, $V_{BAT} = 3V$		3		MHz	
Switching Frequency (ISW)	MAX8903G	V_{D0}	$C = 9V, V_{BAT} = 4V$		1		IVIITZ	
	IVIAA09U3G	VDO	$C = 9V, V_{BAT} = 3V$	1				
DC Step-Down Output Current- Limit Step Range				0.5		2	А	
DO Ober Device Outland O			$R_{IDC} = 3k\Omega$	1900	2000	2100		
DC Step-Down Output Current Limit (ISDLIM)	$V_{DC} = 6V$, $V_{SYS} = 4V$		$R_{IDC} = 6k\Omega$	950	1000	1050	mA	
LITHE (ISDLIM)			$R_{IDC} = 12k\Omega$	450	500	550	50	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DC} = V_{USB} = 5V, V_{BAT} = 4V, circuit of Figure 2, T_A = -40^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
DC Coff Chart Time	No valid USB inp	ut		1		ms
DC Soft-Start Time	Valid USB input b	pefore soft-start		20		μs
DC Output Current 500mA USB Mode (Note 3)	V _{DCM} = 0V, V _{IUS}	V _{DCM} = 0V, V _{IUSB} = 5V				mA
DC Output Current 100mA USB Mode (Note 2)	V _{DCM} = 0V, V _{IUS}	B = 0V	90	95	100	mA
SYS to DC Reverse Current Blocking	$V_{SYS} = 5.5V, V_{DC}$	C = 0V		0.01		μΑ
USB INPUT						
USB Operating Range			4.1		6.3	V
USB Standoff Voltage					8	V
USB Undervoltage Threshold	When VUOK goes	s low, V _{USB} rising, 500mV hysteresis	3.95	4.0	4.05	V
USB Overvoltage Threshold	When VUOK goes	s high, V _{USB} rising, 500mV hysteresis	6.8	6.9	7.0	V
LIOD O LICE	V _{IUSB} = 0V (100r	mA setting)	90	95	100	٨
USB Current Limit	V _{IUSB} = 5V (500r	mA setting)	450	475	500	mA
	Isys = I _{BAT} = 0m			1.3	3	
USB Supply Current	$I_{SYS} = I_{BAT} = 0m$			0.8	2	mA
	Vusus = 5V (USE			0.115	0.25	
Minimum USB to BAT Headroom	0000 1 (11	, , , , , , , , , , , , , , , , , , , ,	0	15	30	mV
USB to SYS Dropout Resistance				0.2	0.35	Ω
·	V _{USB} rising			1		ms
USB Soft-Start Time		/ DC UVLO to initiate USB soft-start		20		μs
SYS OUTPUT	1 20 0					'
Minimum SYS Regulation Voltage	Isys = 1A,	MAX8903A/MAX8903B/MAX8903E/ MAX8903G/MAX8903Y		3.0		
(VSYSMIN)	VBAT < VSYSMIN	MAX8903C/MAX8903D/MAX8903H/ MAX8903J		3.4		V
		MAX8903A/MAX8903C/ MAX8903D/MAX8903H/MAX8903Y	4.3	4.4	4.5	
Regulation Voltage	I _{SYS} = 0A	MAX8903B/MAX8903E/ MAX8903G	4.265	4.325	4.395	V
		MAX8903J	4.5			
Load Dagulation	Java Ota OA	MAX8903A/MAX8903C/ MAX8903D/MAX8903H		40		ma)//A
Load Regulation	$I_{SYS} = 0 \text{ to } 2A$	MAX8903B/MAX8903E/ MAX8903G/MAX8903J/MAX8903Y	25			mV/A
CS to SYS Resistance	$V_{DC} = 6V, V_{DCM}$	V _{DC} = 6V, V _{DCM} = 5V, V _{SYS} = 4V, I _{CS} = 1A		0.07		Ω
SYS to CS Leakage	$V_{SYS} = 5.5V, V_{DC}$	C = ACS = 0A		0.01		μΑ
BAT to SYS Resistance	V _{DC} = V _{USB} = 0V	/, V _{BAT} = 4.2V, I _{SYS} = 1A		0.05	0.1	Ω
BAT to SYS Reverse Regulation Voltage		= 0V, V _{IUSB} = 0V, I _{SYS} = 200mA	50	75	100	mV
SYS Undervoltage Threshold	SYS falling, 200m	nV hysteresis (Note 4)	1.8	1.9	2.0	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DC} = V_{USB} = 5V, V_{BAT} = 4V, circuit of Figure 2, T_A = -40^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	CONDITIONS				TYP	MAX	UNITS
BATTERY CHARGER	1			•			
		MAX8903A/ MAX8903B/ MAX8903C/	T _A = +25°C	4.179	4.200	4.221	
		MAX8903G/ MAX8903H	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.158	4.200	4.242	
BAT Regulation Voltage	I _{BAT} = 0mA	MAX8903D/	T _A = +25°C	4.079	4.100	4.121	l _v
(VBATREG)	-B/(1 5	MAX8903E	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.059	4.100	4.141	
		MAX8903J	T _A = +25°C	4.328	4.350	4.372	
		MAX69033	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.307	4.350	4.394	
		MAX8903Y	$T_A = +25^{\circ}C$	4.129	4.150	4.171	
		MAX8903Y	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	4.109	4.150	4.192	
Charger Restart Threshold	Change in V _{BAT} fr	om DONE to fa	st-charge	-150	-100	-60	mV
BAT Prequal Threshold (VBATPQ)	V _{BAT} rising		1AX8903C/MAX8903D/ 1AX8903J/MAX8903Y	2.9	3.0	3.1	V
	180mV hystersis	MAX8903B/M	2.4	2.5	2.6		
Prequal Charge Current	Percentage of fas	t-charge curren	t set at ISET		10		%
-	$R_{ISET} = 600\Omega$				2000	2200	
Fast-Charge Current	$R_{ISET} = 1.2k\Omega (M_{ISET})$	900	1000	1100	mA		
	$R_{ISET} = 2.4k\Omega$	<u>·</u>	,	450	500	550	
DONE Threshold (ITERM)	Percentage of fas	t-charge, IBAT o	lecreasing		10		%
RISET Resistor Range				0.6		2.4	kΩ
ISET Output Voltage					1.5		V
ISET Current Monitor Gain					1.25		mA/A
	No DC or USB input				0.05	4	
BAT Leakage Current	With valid input power, VCEN = 5V				3	6	- μΑ
Charger Soft-Start Time		-			1.0		ms
Charger Thermal Limit Temperature					100		°C
Charger Thermal Limit Gain	Charge current =	0 at +120°C			5		%/°C
CHARGER TIMER	,						
Prequalification Time	C _{CT} = 0.15µF				33		min
Fast-Charge Time	C _{CT} = 0.15µF				660		min
Top-Off Timer (t _{TOP-OFF})	MAX8903A/MAX8903C/MAX8903D/MAX8903H/ MAX8903J/MAX8903Y (fixed)				15		S
(Alexander)	MAX8903B/MAX8		132		min		
Timer Accuracy				-15		+15	%
Timer Extend Current Threshold	Percentage of fas clock operates at	40	50	60	%		
Timer Suspend Current Threshold	Percentage of fas clock pauses	t-charge curren	t below which timer	16	20	24	%

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DC} = V_{USB} = 5V, V_{BAT} = 4V, circuit of Figure 2, T_A = -40^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	CONDI	MIN	TYP	MAX	UNITS	
THERMISTOR MONITOR						
THM Threshold, Hot	When charging is suspended	When charging is suspended, 1% hysteresis				V
THM Threshold, Cold	When charging is suspended	d, 1% hysteresis	0.73 x V _V L	0.74 x V _{VL}	0.75 x V _{VL}	V
THM Threshold, Disabled	THM function is disabled bel	ow this voltage	0.0254 x V _V L	0.03 x V _{VL}	0.036 x V _{VL}	V
THM Threshold DC, USB Enable	MAX8903B/MAX8903E/MAX8	3903G	0.83 x V _V L	0.87 x V _{VL}	0.91 x V _{VL}	V
	MAX8903A/MAX8903C/ MAX8903D/MAX8903H/	THM = GND or VL; T _A = +25°C	-0.100	±0.001	+0.200	
THM Input Leakage	MAX8903D/MAX8903Y	THM = GND or VL; T _A = +85°C		±0.010		μΑ
	MAX8903B/MAX8903E/ MAX8903G	THM = GND or VL; $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	-0.200	±0.001	+0.200	
THERMAL SHUTDOWN, VL, AND	LOGIC I/O: CHG, FLT, DOK,	UOK, DCM, CEN, USUS, II	JSB			
Landa basas AThanas balala	High level	1.3			V	
Logic-Input Thresholds (DCM, CEN, USUS, IUSB)	Low level			0.4	V	
(2011, 0211, 0000, 1002)	Hysteresis		50		mV	
	V _{INPUT} = 0V to 5.5V (MAX8903A/MAX8903C/	T _A = +25°C	-1.000	±0.001	+1.000	
Logic-Input Leakage Current (CEN, USUS, IUSB)	MAX8903D/MAX8903H/ MAX8903J/MAX8903Y)	T _A = +85°C		±0.010		μΑ
(CEN, USUS, IUSB)	V _{INPUT} = 0V to 5.5V (MAX8903B/MAX8903E/ MAX8903G)	T _A = -40°C to +85°C	-0.200	±0.001	+0.200	
Logic-Input Leakage Current	V _{DCM} = 0V to 16V	T _A = +25°C		0.001	1	μA
(DCM)	$V_{DC} = 16V$	$T_A = +85^{\circ}C$		0.01		μΑ
Logic Output Voltage, Low	Sinking 1mA			8	50	mV
(CHG, FLT, DOK, UOK)	Sinking 10mA			80		IIIV
Open-Drain Output Leakage	V _{OUT} = 5.5V	T _A = +25°C		0.001	1	μΑ
Current, High (CHG, FLT, DOK, UOK)	1001 = 0.01	T _A = +85°C		0.01		μ, ,


ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DC} = V_{USB} = 5V, V_{BAT} = 4V, \text{ circuit of Figure 2, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ (Note 1)


PARAMETER	CON	MIN	TYP	MAX	UNITS	
VL Output Voltage	V _{DC} = V _{USB} = 6V	I _{VL} = 0 to 1mA (MAX8903A/MAX8903C/ MAX8903D/MAX8903H/ MAX8903J/MAX8903Y)	4.6 5.0		5.4	V
		I _{VL} = 0 to 10mA (MAX8903B/MAX8903E/ MAX8903G)	4.6	5.0	5.4	
VL UVLO Threshold	V _{VL} falling; 200mV hysteresis			3.2		V
Thermal Shutdown Temperature				160		°C
Thermal Shutdown Hysteresis				15		°C

- Note 1: Limits are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed by design.
- Note 2: For the 100mA USB mode using the DC input, the step-down regulator is turned off and its high-side switch operates as a linear regulator with a 100mA current limit. The linear regulator's output is connected to LX and its output current flows through the inductor into CS and finally to SYS.
- **Note 3:** For the 500mA USB mode, the actual current drawn from USB is less than the output current due to the input/output current ratio of the DC-DC converter.
- Note 4: For short-circuit protection, SYS sources 25mA below VSYS = 400mV, and 50mA for VSYS between 400mV and 2V.


Typical Operating Characteristics








Typical Operating Characteristics (continued)





Typical Operating Characteristics (continued)




Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$







MAX8903G DC SWITCHING WAVEFORMS—LIGHT LOAD









MAX8903G DC SWITCHING WAVEFORMS—HEAVY LOAD





DC CONNECT WITH USB CONNECTED (RSYS = 25Ω)





Typical Operating Characteristics (continued)















Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Pin Description

PIN	NAME	FUNCTION
1, 2	PG	Power Ground for Step-Down Low-Side Synchronous n-Channel MOSFET. Both PG pins must be connected together externally.
3, 4	DC	DC Power Input. DC is capable of delivering up to 2A to SYS. DC supports both AC adapter and USB inputs. The DC current limit is set through DCM, IUSB, or IDC depending on the input source used. See Table 2. Both DC pins must be connected together externally. Connect at least a 4.7µF ceramic capacitor from DC to PG.
5	DCM	Current-Limit Mode Setting for the DC Power Input. When logic-high, the DC input current limit is set by the resistance from IDC to GND. When logic-low, the DC input current limit is internally programmed to 500mA or 100mA, as set by the IUSB logic input. There is an internal diode from DCM (anode) to DC (cathode) as shown in Figure 1.
6	BST	High-Side MOSFET Driver Supply. Bypass BST to LX with a 0.1µF ceramic capacitor.
7	IUSB	USB Current-Limit Set Input. Drive IUSB logic-low to set the USB current limit to 100mA. Drive IUSB logic-high to set the USB current limit to 500mA.
8	DOK	DC Power-OK Output. Active-low open-drain output pulls low when a valid input is detected at DC. $\overline{\text{DOK}}$ is still valid when the charger is disabled ($\overline{\text{CEN}}$ high).
9	VL	Logic LDO Output. VL is the output of an LDO that powers the MAX8903_ internal circuitry and charges the BST capacitor. Connect a 1µF ceramic capacitor from VL to GND.
10	СТ	Charge Timer Set Input. A capacitor (C _{CT}) from CT to GND sets the fast-charge and prequal fault timers. Connect to GND to disable the timer.
11	IDC	DC Current-Limit Set Input. Connect a resistor (R _{IDC}) from IDC to GND to program the current limit of the step-down regulator from 0.5A to 2A when DCM is logic-high.
12	GND	Ground. GND is the low-noise ground connection for the internal circuitry.

Pin Description (continued)

PIN	NAME	FUNCTION
13	ISET	Charge Current Set Input. A resistor (R _{ISET}) from ISET to GND programs the fast-charge current up to 2A. The prequal charge current is 10% of the fast-charge current.
14	CEN	Charger Enable Input. Connect $\overline{\text{CEN}}$ to GND to enable battery charging when a valid source is connected at DC or USB. Connect to VL, or drive high to disable battery charging.
15	USUS	USB Suspend Input. Drive USUS logic-high to enter USB suspend mode, lowering USB current to 115µA, and internally shorting SYS to BAT.
16	THM	Thermistor Input. Connect a negative temperature coefficient (NTC) thermistor from THM to GND. Connect a resistor equal to the thermistor +25°C resistance from THM to VL. Charging is suspended when the thermistor is outside the hot and cold limits. Connect THM to GND to disable the thermistor temperature sensor.
17	USB	USB Power Input. USB is capable of delivering 100mA or 500mA to SYS as set by the IUSB logic input. Connect a 4.7µF ceramic capacitor from USB to GND.
18	FLT	Fault Output. Active-low, open-drain output pulls low when the battery timer expires before prequal or fast-charge completes.
19	ŪŌK	USB Power-OK Output. Active-low, open-drain output pulls low when a valid input is detected at USB. UOK is still valid when the charger is disabled (CEN high).
20, 21	BAT	Battery Connection. Connect to a single-cell Li+ battery. The battery charges from SYS when a valid source is present at DC or USB. BAT powers SYS when neither DC nor USB power is present, or when the SYS load exceeds the input current limit. Both BAT pins must be connected together externally.
22	CHG	Charger Status Output. Active-low, open-drain output pulls low when the battery is in fast-charge or prequal. Otherwise, CHG is high impedance.
23, 24	SYS	System Supply Output. SYS connects to BAT through an internal 50mΩ system load switch when DC or USB are invalid, or when the SYS load is greater than the input current limit. When a valid voltage is present at DC or USB, SYS is limited to V _{SYSREG} . When the system load (I _{SYS}) exceeds the DC or USB current limit, SYS is regulated to 50mV below BAT, and both the powered input and the battery service SYS. Bypass SYS to GND with a 10μF (MAX8903A/MAX8903C/MAX8903D/MAX8903H/MAX8903J/MAX8903Y) or 22μF (MAX8903B/MAX8903E/MAX8903G/MAX8903Y) X5R or X7R ceramic capacitor. Both SYS pins must be connected together externally.
25, 26	CS	$70m\Omega$ Current-Sense Input. Connect the step-down inductor from LX to CS. When the step-down regulator is on, there is a $70m\Omega$ current-sense MOSFET from CS to SYS. When the step-down regulator is off, the internal CS MOSFET turns off to block current from SYS back to DC.
27, 28	LX	Inductor Connection. Connect the inductor between LX and CS. Both LX pins must be connected together externally.
_	EP	Exposed Pad. Connect the exposed pad to GND. Connecting the exposed pad does not remove the requirement for proper ground connections to the appropriate pins.




Figure 1. Functional Block Diagram




Figure 2. Typical Application Circuit Using a Separate DC and USB Connector

Circuit Description

The MAX8903_ is a dual input charger with a 16V input for a wide range of DC sources and USB inputs. The IC includes a high-voltage (16V) input DC-DC step-down converter that reduces charger power dissipation while also supplying power to the system load. The step-down converter supplies up to 2A to the system, the battery, or a combination of both.

A USB charge input can charge the battery and power the system from a USB power source. When powered from USB or the DC input, system load current peaks that exceed what can be supplied by the input are supplemented by the battery.

The MAX8903_ also manages load switching from the battery to and from an external power source with an on-chip $50m\Omega$ MOSFET. This switch also helps support load peaks using battery power when the input source is overloaded.




Figure 3. Typical Application Circuit Using a Mini 5 Style Connector or Other DC/USB Common Connector

As shown in Figure 1, the IC includes a full-featured charger with thermistor monitor, fault timer, charger status, and fault outputs. Also included are power-OK signals for both USB and DC. Flexibility is maintained with adjustable charge current, input current limit, and a minimum system voltage (when charging is scaled back to hold the system voltage up).

The MAX8903_ prevents overheating during high ambient temperatures by limiting charging current when the die temperature exceeds +100°C.

DC Input—Fast Hysteretic Step-Down Regulator

If a valid DC input is present, the USB power path is turned off and power for SYS and battery charging is supplied by the high-frequency step-down regulator from DC. If the battery voltage is above the minimum system voltage (VSYSMIN, Figure 4), the battery charger connects the system voltage to the battery for lowest power dissipation. The step-down regulation point is then controlled by three feedback signals: maximum step-down output current programmed at IDC, maximum charger current programmed at ISET, and maximum

Table 1. External Components List for Figures 2 and 3

COMPONENT (FIGURES 2 AND 3)	FUNCTION	PART
C _{DC} , C _{USB}	Input filter capacitor	4.7µF ceramic capacitor
C _V L	VL filter capacitor	1.0µF ceramic capacitor
Csys	SYS output bypass capacitor	10μF (MAX8903A/MAX8903C/MAX8903D/MAX8903H/MAX8903J) or 22μF (MAX8903B/MAX8903E/MAX8903G/MAX8903Y) ceramic capacitor
Сват	Battery bypass capacitor	10μF ceramic capacitor
C _{CT}	Charger timing capacitor	0.15µF low TC ceramic capacitor
R _{PU} (X4)	Logic output pullup resistors	100kΩ
THM	Negative TC thermistor	Philips NTC thermistor, P/N 2322-640-63103, 0k Ω ±5% at +25°C
R _T	THM pullup resistor	10kΩ
RIDC	DC input current-limit programming	$3k\Omega$ ±1%, for 2A limit
RISET	Fast-charge current programming	$1.2k\Omega \pm 1\%$, for 1A charging
L1	DC input step-down inductor	1μH inductor with I _{SAT} > 2A

die temperature. The feedback signal requiring the smallest current controls the average output current in the inductor. This scheme minimizes total power dissipation for battery charging and allows the battery to absorb any load transients with minimum system voltage disturbance.

If the battery voltage is below Vsysmin, the charger does not directly connect the system voltage to the battery and the system voltage (Vsys) is slightly above Vsysmin as shown in Figure 4. The battery charger independently controls the battery charging current. Vsysmin is set to 3.0V in the MAX8903A/MAX8903B/MAX8903E/MAX8903G/MAX8903Y and 3.4V for MAX8903C/MAX8903D/MAX8903H/MAX8903J.

After the battery charges to 50mV above VSYSMIN, the system voltage is connected to the battery. The battery fast-charge current then controls the step-down converter to set the average inductor current so that both the programmed input current limit and fast-charge current limit are satisfied.

DC-DC Step-Down Control Scheme

A proprietary hysteretic current PWM control scheme ensures fast switching and physically tiny external components. The feedback control signal that requires the smallest input current controls the center of the peak and valley currents in the inductor. The ripple current is internally set to provide 4MHz operation. When the input voltage decreases near the output voltage, very high duty cycle occurs and, due to minimum off-time, 4MHz operation is not achievable. The controller then provides minimum off-time, peak current regulation. Similarly, when the input voltage is too high to allow

4MHz operation due to the minimum on-time, the controller becomes a minimum on-time, valley current regulator. In this way, ripple current in the inductor is always as small as possible to reduce ripple voltage on SYS for a given capacitance. The ripple current is made to vary with input voltage and output voltage in a way that reduces frequency variation. However, the frequency still varies somewhat with operating conditions. See the *Typical Operating Characteristics*.

DC Mode (DCM)

As shown in Table 2, the DC input supports both AC adapters (up to 2A) and USB (up to 500mA). With the DCM logic input set high, the DC input is in adapter mode and the DC input current limit is set by the resistance from IDC to GND (R_{IDC}). Calculate R_{IDC} according to the following equation:

$R_{IDC} = 6000V/I_{DC-MAX}$

With the DCM logic input set low, the DC input current limit is internally programmed to 500mA or 100mA as set by the IUSB logic input. With the IUSB logic input set high, the DC input current limit is 500mA and the DC input delivers current to SYS through the step-down regulator. With the IUSB logic input set low, the DC input current limit is 100mA. In this 100mA mode, the step-down regulator is turned off and its high-side switch operates as a linear regulator with a 100mA current limit. The linear regulator's output is connected to LX and its output current flows through the inductor into CS and finally to SYS.

The DCM pin has an internal diode to DC as shown in Figure 1. To prevent current from flowing from DCM through the internal diode and to the DC input, DCM

16 ______ /I/XI/II

cannot be driven to a voltage higher than DC. The circuit of Figure 3 shows a simple MOSFET and resistor on DCM to prevent any current from flowing from DCM through the internal diode to DC. This circuit of Figure 3 allows a microprocessor to drive the gate of the MOSFET to any state at any time.

An alternative to the simple MOSFET and resistor on DCM as shown in Figure 3 is to place a $1M\Omega$ resistor in series with the DCM input to the microprocessor. The microprocessor can then monitor the \overline{DOK} output and make sure that whenever \overline{DOK} is high DCM is also low. In the event that DCM is driven to a higher voltage than DC, the $1M\Omega$ series resistance limits the current from DCM through the internal diode to DC to a few μA .

USB Input—Linear Regulator

If a valid USB input is present with no valid DC input, current for SYS and battery charging is supplied by a low-dropout linear regulator connected from USB to SYS. The SYS regulation voltage shows the same characteristic as when powering from the DC input (see Figure 4). The battery charger operates from SYS with any extra available current, while not exceeding the maximum-allowed USB current. If both USB and DC inputs are valid, power is only taken from the DC input. The maximum USB input current is set by the logic state of the IUSB input to either 100mA or 500mA.

Power Monitor Outputs (UOK, DOK)

 $\overline{\text{DOK}}$ is an open-drain, active-low output that indicates the DC input power status. With no source at the USB pin, the source at DC is considered valid and $\overline{\text{DOK}}$ is driven low when: 4.15V < V_{DC} < 16V. When the USB voltage is also valid, the DC source is considered valid and $\overline{\text{DOK}}$ is driven low when: 4.45V < V_{DC} < 16V. The higher minimum DC voltage with USB present helps guarantee cleaner transitions between input supplies. If the DC power-OK output feature is not required, connect $\overline{\text{DOK}}$ to ground.




Figure 4. SYS Tracking VBAT to the Minimum System Voltage

 $\overline{\text{UOK}}$ is an open-drain, active-low output that indicates the USB input power status. $\overline{\text{UOK}}$ is low when a valid source is connected at USB. The source at USB is valid when 4.1V < V_{USB} < 6.6V. If the USB power-OK output feature is not required, connect $\overline{\text{UOK}}$ to ground.

Both the $\overline{\mathsf{UOK}}$ and the $\overline{\mathsf{DOK}}$ circuitry remain active in thermal overload, USB suspend, and when the charger is disabled. $\overline{\mathsf{DOK}}$ and $\overline{\mathsf{UOK}}$ can also be wire-ORed together to generate a single power-OK ($\overline{\mathsf{POK}}$) output.

Thermal Limiting

When the die temperature exceeds +100°C, a thermal limiting circuit reduces the input current limit by 5%/°C, bringing the charge current to 0mA at +120°C. Since the system load gets priority over battery charging, the battery charge current is reduced to 0mA before the input limiter drops the load voltage at SYS. To avoid false charge termination, the charge termination detect function is disabled in this mode. If the junction temperature rises beyond +120°C, no current is drawn from DC or USB, and VSYS regulates at 50mV below VBAT.

System Voltage Switching

DC Input

When charging from the DC input, if the battery is above the minimum system voltage, SYS is connected to the battery. Current is provided to both SYS and the battery, up to the maximum program value. The stepdown output current sense and the charger current sense provide feedback to ensure the current loop demanding the lower input current is satisfied. The advantage of this approach when powering from DC is that power dissipation is dominated by the step-down regulator efficiency, since there is only a small voltage drop from SYS to BAT. Also, load transients can be absorbed by the battery while minimizing the voltage disturbance on SYS. If both the DC and USB inputs are valid, the DC input takes priority and delivers the input current, while the USB input is off.

After the battery is done charging, the charger is turned off and the SYS load current is supplied from the DC input. The SYS voltage is regulated to VSYSREG. The charger turns on again after the battery drops to the restart threshold. If the load current exceeds the input limiter, SYS drops down to the battery voltage and the $50m\Omega$ SYS-to-BAT PMOS switch turns on to supply the extra load current. The SYS-to-BAT switch turns off again once the load is below the input current limit. The $50m\Omega$ PMOS also turns on if valid DC input power is removed.

USB Input

When charging from the USB input, the DC input stepdown regulator turns off and a linear regulator from

Table 2. Input Limiter Control Logic

POWER SOURCE	DOK	UOK	DCM***	IUSB	usus	DC STEP-DOWN OUTPUT CURRENT LIMIT	USB INPUT CURRENT LIMIT	MAXIMUM CHARGE CURRENT**
AC Adapter at DC Input	L	X	Н	X	X	6000V/R _{IDC}		Lesser of 1200V/R _{ISET} and 6000V/R _{IDC}
	L	X	L	اـ	L	100mA	USB input off. DC input has priority.	Lesser of 1200V/R _{ISET} and 100mA
USB Power at DC Input	L	X	L	Н	٦	500mA		Lesser of 1200V/R _{ISET} and 500mA
	L	Χ	L	Χ	Н	USB suspend		0
USB Power at USB Input,	Н	L	X	L	L		100mA	Lesser of 1200V/R _{ISET} and 100mA
DC Unconnected	Н	L	×	Н	L	No DC input	500mA	Lesser of 1200V/RISET and 500mA
	Н	L	Χ	Χ	Н		USB suspend	0
DC and USB Unconnected	Н	Н	X	Χ	Χ		No USB input	0

^{**}Charge current cannot exceed the input current limit. Charge may be less than the maximum charge current if the total SYS load exceeds the input current limit.

X = Don't care.

USB to SYS powers the system and charges the battery. If the battery is greater than the minimum system voltage, the SYS voltage is connected to the battery. The USB input then supplies the SYS load and charges the battery with any extra available current, while not exceeding the maximum-allowed USB current. Load transients can be absorbed by the battery while minimizing the voltage disturbance on SYS. When battery charging is completed, or the charger is disabled, SYS is regulated to VSYSREG. If both USB and DC inputs are valid, power is only taken from the DC input.

USB Suspend

Driving USUS high and DCM low turns off charging as well as the SYS output and reduces input current to 170µA to accommodate USB suspend mode. See Table 2 for settings.

Charge Enable (CEN)

When $\overline{\text{CEN}}$ is low, the charger is on. When $\overline{\text{CEN}}$ is high, the charger turns off. $\overline{\text{CEN}}$ does not affect the SYS out-

put. In many systems, there is no need for the system controller (typically a microprocessor) to disable the charger, because the MAX8903_ smart power selector circuitry independently manages charging and adapter/battery power hand-off. In these situations, CEN may be connected to ground.

Soft-Start

To prevent input transients that can cause instability in the USB or AC adapter power source, the rate of change of the input current and charge current is limited. When an input source is valid, SYS current is ramped from zero to the set current-limit value in typically 50µs. This also means that if DC becomes valid after USB, the SYS current limit is ramped down to zero before switching from the USB to DC input. At some point, SYS is no longer able to support the load and may switch over to BAT. The switchover to BAT occurs when VSYS < VBAT. This threshold is a function of the SYS capacitor size and SYS load. The SYS current limit then ramps from zero to the set current level and SYS supports the load

__ /N/IXI/N

^{***}There is an internal diode from DCM (anode) to DC (cathode) as shown in Figure 1. If the DCM level needs to be set by a μ P, use a MOSFET for isolation as shown in Figure 3.

again as long as the SYS load current is less than the set current limit.

When the charger is turned on, the charge current ramps from 0A to the ISET current value in typically 1.0ms. Charge current also soft-starts when transitioning to fast-charge from prequal, when the input power source is switched between USB and DC, and when changing the USB charge current from 100mA to 500mA with the IUSB logic input. There is no di/dt limiting, however, if RISET is changed suddenly using a switch.

Battery Charger

While a valid input source is present, the battery charger attempts to charge the battery with a fast-charge current determined by the resistance from ISET to GND. Calculate the RISET resistance according to the following equation:

RISET = 1200V/ICHGMAX

Monitoring Charge Current

The voltage from ISET to GND is a representation of the battery charge current and can be used to monitor the current charging the battery. A voltage of 1.5V represents the maximum fast-charge current.

If necessary, the charge current is reduced automatically to prevent the SYS voltage from dropping. Therefore, a battery never charges at a rate beyond the capabilities of a 100mA or 500mA USB input, or overloads an AC adapter. See Figure 5.

When V_{BAT} is below V_{BATPQ}, the charger enters prequal mode and the battery charges at 10% of the maxi-




Figure 5. Monitoring the Battery Charge Current with the Voltage from ISET to GND

mum fast-charge rate until the voltage of the deeply discharged battery recovers. When the battery voltage reaches VBATREG and the charge current drops to 10% of the maximum fast-charge current, the charger enters the DONE state. The charger restarts a fast-charge cycle if the battery voltage drops by 100mV.

Charge Termination

When the charge current falls to the termination threshold (ITERM) and the charger is in voltage mode, charging is complete. Charging continues for a brief 15s top-off period and then enters the DONE state where charging stops.

Note that if charge current falls to I_{TERM} as a result of the input or thermal limiter, the charger does not enter DONE. For the charger to enter DONE, charge current must be less than I_{TERM} , the charger must be in voltage mode, and the input or thermal limiter must not be reducing charge current.

Charge Status Outputs

Charge Output (CHG)

CHG is an open-drain, active-low output that indicates charger status. CHG is low when the battery charger is in its prequalification and fast-charge states. CHG goes high impedance if the thermistor causes the charger to go into temperature suspend mode.

When used in conjunction with a microprocessor (μP), connect a pullup resistor between \overline{CHG} and the logic I/O voltage to indicate charge status to the μP . Alternatively, \overline{CHG} can sink up to 20mA for an LED charge indicator.

Fault Output (FLT)

FLT is an open-drain, active-low output that indicates charger status. FLT is low when the battery charger has entered a fault state when the charge timer expires. This can occur when the charger remains in its prequal state for more than 33 minutes or if the charger remains in fast-charge state for more than 660 minutes (see Figure 6). To exit this fault state, toggle CEN or remove and reconnect the input source.

When used in conjunction with a microprocessor (μP), connect a pullup resistor between FLT and the logic I/O voltage to indicate charge status to the μP . Alternatively, FLT can sink up to 20mA for an LED fault indicator. If the FLT output is not required, connect FLT to ground or leave unconnected.

Charge Timer

A fault timer prevents the battery from charging indefinitely. The fault prequal and fast-charge timers are controlled by the capacitance at CT (CCT).




Figure 6. MAX8903A Charger State Flow Chart

$$t_{PREQUAL} = 33 \, min \times \frac{C_{CT}}{0.15 \mu F}$$

$$t_{FST-CHG} = 660 \, min \times \frac{C_{CT}}{0.15 \mu F}$$

$$t_{TOP-OFF} = 15 s \, (MAX8903A/MAX8903C/MAX8903D/MAX8903H/MAX8903J/MAX8903Y)$$

 $t_{TOP-OFF} = 132 min \times \frac{C_{CT}}{0.15 \mu F}$ (MAX8903B/MAX8903E/MAX8903G)

While in fast-charge mode, a large system load or device self-heating may cause the MAX8903_ to reduce charge current. Under these circumstances, the fast-charge timer is slowed by 2x if the charge current drops below 50% of the programmed fast-charge level, and suspended if the charge current drops below 20% of the programmed level. The fast-charge timer is not affected at any current if the charger is regulating the BAT voltage at VBATREG (i.e., the charger is in voltage mode).




Figure 7. Thermistor Monitor Circuitry

Table 3. Fault Temperatures for Different Thermistors

Thermistor β (K)	3000	3250	3500	3750	4250
R _{TB} (k Ω) (Figure 7)	10	10	10	10	10
Resistance at +25°C (kΩ)	10	10	10	10	10
Resistance at +50°C (kΩ)	4.59	4.30	4.03	3.78	3.316
Resistance at 0°C (kΩ)	25.14	27.15	29.32	31.66	36.91
Nominal Hot Trip Temperature (°C)	55	53	50	49	46
Nominal Cold Trip Temperature (°C)	-3	-1	0	2	4.5

VL Regulator

VL is a 5V linear regulator that powers the MAX8903's internal circuitry and charges the BST capacitor. VL is used externally to bias the battery's thermistor. VL takes its input power from USB or DC. When input power is available from both USB and DC, VL takes power from DC. VL is enabled whenever the input voltage at USB or DC is greater than ~1.5V. VL does not turn off when the input voltage is above the overvoltage threshold. Similarly, VL does not turn off when the charger is disabled ($\overline{\text{CEN}}$ = high). Connect a 1µF ceramic capacitor from VL to GND.

Thermistor Input (THM)

The THM input connects to an external negative temperature coefficient (NTC) thermistor to monitor battery or system temperature. Charging is suspended when the thermistor temperature is out of range. The charge timers are suspended and hold their state but no fault is indicated. When the thermistor comes back into range, charging resumes and the charge timer continues from where it left off. Connecting THM to GND disables the thermistor monitoring function. Table 3 lists the fault temperature of different thermistors.

Since the thermistor monitoring circuit employs an external bias resistor from THM to VL (RTB, Figure 7), the thermistor is not limited only to $10 \mathrm{k}\Omega$ (at +25°C). Any resistance thermistor can be used as long as the value is equivalent to the thermistor's +25°C resistance. For example, with a $10 \mathrm{k}\Omega$ at +25°C thermistor, use $10 \mathrm{k}\Omega$ at RTB, and with a $100 \mathrm{k}\Omega$ at +25°C thermistor, use $100 \mathrm{k}\Omega$.

For a typical 10k Ω (at +25°C) thermistor and a 10k Ω RTB resistor, the charger enters a temperature suspend state when the thermistor resistance falls below 3.97k Ω (too hot) or rises above 28.7k Ω (too cold). This corresponds to a 0°C to +50°C range when using a 10k Ω NTC thermistor with a beta of 3500. The general relation of thermistor resistance to temperature is defined by the following equation:

$$R_T = R_{25} \times e^{\left\{\beta \left(\frac{1}{T + 273^{\circ}C} - \frac{1}{298^{\circ}C}\right)\right\}}$$

where:

 $\mathsf{R}\mathsf{T}=\mathsf{The}$ resistance in Ω of the thermistor at temperature T in Celsius

 R_{25} = The resistance in Ω of the thermistor at +25°C

 β = The material constant of the thermistor, which typically ranges from 3000K to 5000K

T = The temperature of the thermistor in °C

Table 3 shows the MAX8903A–MAX8903E/MAX8903Y THM temperature limits for different thermistor material constants.

Some designs might prefer other thermistor temperature limits. Threshold adjustment can be accommodated by changing RTB, connecting a resistor in series and/or in parallel with the thermistor, or using a thermistor with different β . For example, a +45°C hot threshold and 0°C cold threshold can be realized by using a thermistor with a β of 4250 and connecting 120k Ω in parallel. Since the thermistor resistance near 0°C is much higher than it is near +50°C, a large parallel resistance lowers the cold threshold, while only slightly lowering the hot threshold. Conversely, a small series resistance raises the hot threshold, while only slightly raising the cold threshold. Raising RTB lowers both the cold and hot thresholds, while lowering RTB raises both thresholds.

Note that since VL is active whenever valid input power is connected at DC or USB, thermistor bias current flows at all times, even when charging is disabled (CEN = high). When using a $10k\Omega$ thermistor and a $10k\Omega$ pullup to VL, this results in an additional 250µA load. This load can be reduced to $25\mu\text{A}$ by instead using a $100k\Omega$ thermistor and $100k\Omega$ pullup resistor.

Power Enable on Battery Detection

The power enabled on battery detection function allows the MAX8903B/MAX8903E/MAX8903G to automatically enable/disable the USB and DC power inputs when the battery is applied/removed. This function utilizes the battery pack's integrated thermistor as a sensing mechanism to determine when the battery is applied or removed. With this function, MAX8903B/MAX8903E/MAX8903G-based systems shut down when the battery is removed regardless of whether external power is available at the USB or DC power inputs.

The MAX8903B/MAX8903E/MAX8903G implement the power enabled on battery detection function with the thermistor detector comparator as shown in Figure 7. If no battery is present, the absence of the thermistor allows R_{TB} to pull THM to VL. When the voltage at the THM pin increases above 87% of VL, it is assumed that the battery has been removed and the system powers down. However, there is also the option to bypass this thermistor sensing option

completely, and so retain the ability to remove the battery and let the system continue to operate with external power. If the THM pin is tied to GND (voltage at THM is below 3% of VL), the thermistor option is disabled and the system does not respond to the thermistor input. In those cases, it is assumed that the system has its own temperature sensing, and halts changing through $\overline{\text{CEN}}$ when the temperature is outside of the safe charging range.

Power Dissipation

Table 4. Package Thermal Characteristics

	28-PIN 4mm x 4mm THIN QFN								
	SINGLE-LAYER PCB	MULTILAYER PCB							
Continuous	1666.7mW	2286mW							
Power Dissipation	Derate 20.8mW/°C above +70°C	Derate 28.6mW/°C above +70°C							
θЈΑ	48°C/W	35°C/W							
θЈС	3°C/W	3°C/W							

Minimum SYS Output Capacitor

The MAX8903B/MAX8903E/MAX8903G have a SYS load regulation of 25mV/A versus a load regulation of 40mV/A on the MAX8903A/MAX8903C/MAX8903D/MAX8903Y. To achieve tighter load regulation, the loop gain on the MAX8903B/MAX8903E/MAX8903G is higher. To ensure feedback loop stability with higher gain, a larger SYS output capacitor is required (see Table 7).

Inductor Selection for Step-Down DC-DC Regulator

The MAX8903_'s control scheme requires an external inductor (LOUT) from 1.0µH to 10µH for proper operation. This section describes the control scheme and the considerations for inductor selection. Table 5 shows recommended inductors for typical applications. For assistance with the calculations needed to select the optimum inductor for a given application, refer to the spreadsheet at: www.maxim-ic.com/tools/other/soft-ware/MAX8903-inductor-design.xls.

The MAX8903 step-down DC-DC regulator implements a control scheme that typically results in a constant switching frequency (fsw). When the input voltage decreases to a value near the output voltage, high duty cycle operation occurs and the device can operate at less than fsw due to minimum off-time (toffmin) constraints. In high duty cycle operation, the regulator operates with toffmin and a peak current regulation. Similarly, when the input voltage is too high to allow fsw operation due to minimum ontime constraints (tonmin), the regulator becomes a fixed minimum on-time valley current regulator.

22 ______ MAXI/N

Versions of the MAX8903 with fsw = 4MHz offer the smallest LOUT while delivering good efficiency with low input voltages (5V or 9V). For applications that use high input voltages (12V), the MAX8903G with fsw = 1MHz is the best choice because of its higher efficiency.

For a given maximum output voltage, the minimum inductor ripple current condition occurs at the lowest input voltage that allows the regulator to maintain fsw operation. If the minimum input voltage dictates an off-time less than toffmin, then the minimum inductor ripple condition occurs just before the regulator enters fixed minimum off-time operation. To allow the current-mode regulator to provide a low-jitter, stable duty factor operation, the minimum inductor ripple current (IL_RIPPLE_MIN) should be greater than 150mA in the minimum inductor ripple current condition. The maximum allowed output inductance LOUT_MAX is therefore obtained using the equations (1) and (2) below.

$$(1) \quad t_{OFF} = t_{OFFMIN} \quad \text{if} \left(1 - \frac{V_{SYS(MAX)}}{V_{DC(MIN)}} \right) \times \frac{1}{f_{SW}} \leq t_{OFFMIN},$$

otherwise.

$$t_{OFF} = \left(1 - \frac{V_{SYS(MAX)}}{V_{DC(MIN)}}\right) \times \frac{1}{f_{SW}}$$

where toff is the off-time, $V_{SYS(MAX)}$ is maximum charger output voltage, and $V_{DC(MIN)}$ is minimum DC input voltage.

(2)
$$L_{OUT_MAX} = \frac{V_{SYS(MAX)} \times t_{OFF}}{I_{L_RIPPLE_MIN}}$$

where L_{OUT MAX} is the maximum allowed inductance.

To obtain a small-sized inductor with acceptable core loss, while providing stable, jitter-free operation at the advertised fsw, the actual output inductance (L_{OUT}), is obtained by choosing an appropriate ripple factor K, and picking an available inductor in the range inductance yielded by equations (2), (3), and (4). L_{OUT} should also not be lower than the minimum allowable inductance as shown in Table 6. The recommended ripple factor ranges from (0.2 \leq K 0.45) for (2A \geq I_{SDLIM} \geq _1A) designs.

(3)
$$L_{OUT_MIN_T_{OFF}} = \frac{V_{SYS(MAX)} \times t_{OFF}}{K \times I_{SDLIM}}$$

where toff is the minimum off-time obtained from (1).

(4)
$$L_{OUT_MIN_t_{ON}} = \frac{\left(V_{DC(MAX)} - V_{SYS(MIN)}\right) \times t_{ON}}{K \times I_{SDLIM}}$$

where $V_{DC(MAX)}$ is maximum input voltage, $V_{SYS(MIN)}$ is the minimum charger output voltage, and t_{ON} is the ontime at high input voltage, as given by the following equation:

(5)
$$t_{ON} = t_{ONMIN} \text{ if } \left(\frac{V_{SYS(MIN)}}{V_{DC(MAX)}} \times \frac{1}{f_{SW}} \right) \leq t_{ONMIN},$$
otherwise,
$$t_{ON} = \frac{V_{SYS(MIN)}}{V_{DC(MAX)}} \times \frac{1}{f_{SW}}$$

The saturation current DC rating of the inductor (ISAT) must be greater than the DC step-down output current limit (ISDLIM) plus one-half the maximum ripple current, as given by equation (6).

$$I_{SAT} > I_{SDLIM} + \frac{IL_{RIPPLE_MAX}}{2}$$

where ILRIPPLE_MAX is the greater of the ripple currents obtained from (7) and (8).

(7)
$$IL_{RIPPLE_MIN_TOFF} = \frac{V_{SYS(MAX)} \times t_{OFF}}{L_{OUT}}$$

(8)
$$IL_{RIPPLE_MIN_TON} = \frac{\left(V_{DC(MAX)} - V_{SYS(MIN)}\right) \times t_{ON}}{L_{OUT}}$$

PCB Layout and Routing

Good design minimizes ground bounce and voltage gradients in the ground plane, which can result in instability or regulation errors. The GND and PGs should connect to the power-ground plane at only one point to minimize the effects of power-ground currents. Battery ground should connect directly to the power-ground plane. The ISET and IDC current-setting resistors should connect directly to GND to avoid current errors. Connect GND to the exposed pad directly under the IC. Use multiple tightly spaced vias to the ground plane under the exposed pad to help cool the IC. Position input capacitors from DC, SYS. BAT, and USB to the power-ground plane as close as possible to the IC. Keep high current traces such as those to DC, SYS, and BAT as short and wide as possible. Refer to the MAX8903A Evaluation Kit for a suitable PCB layout example.

Table 5. Recommended Inductor Examples

DC INPUT VOLTAGE RANGE	DC STEP-DOWN OUTPUT CURRENT LIMIT (ISDMAX)	PART NUMBER, SWITCHING FREQUENCY*	RECOMMENDED INDUCTOR
5V ±10%	2A	MAX8903H/J/Y, 4MHz	1.0μH, IFSC1008ABER1R0M01, Vishay 2.5mm x 2mm x 1.2mm, 43mΩ (max), 2.6A or 1.0μH, LQH32PN1R0-NN0, Murata, 3.2mm x 2.5mm x 1.55mm, 54mΩ (max), 2.3A
5V ±10%	1A	MAX8903H/J/Y, 4MHz	1.5μH inductor, MDT2520-CN1R5M, TOKO 2.5mm x 2.0mm x 1.2mm, 123.5mΩ (max), 1.25A or 1.5μH Inductor, IFSC1008ABER1R5M01, Vishay 2.5mm x 2mm x 1.2mm, 72mΩ (max), 2.2A
5V ±10%	2A	MAX8903A/B/C/D/E, 4MHz	2.2μH inductor, DFE322512C-2R2N, TOKO 3.2mm x 2.5mm x 1.2mm, 91m Ω (max), 2.4A or 2.2μH inductor, IFSC1515AHER2R2M01, Vishay 3.8mm x 3.8mm x 1.8mm, 45m Ω (max), 3A
5V ±10%	1A	MAX8903A/B/C/D/E, 4MHz	2.2μH inductor, IFSC1008ABER2R2M01, Vishay 2.5mm x 2mm x 1.2mm, 90mΩ (max), 2.15A or 2.2μH Inductor, LQH32PN2R2-NN0, Murata 3.2mm x 2.5mm x 1.55mm, 91mΩ (max), 1.55A
9V ±10%	2A	MAX8903H/J/Y, 4MHz	1.5uH inductor, IFSC1008ABER1R5M01, Vishay 2.5mm x 2mm x 1.2mm, 72mW (max), 2.2A or 1.5µH Inductor, VLS4012ET-1R5N, TDK 4mm x 4mm x 1.2mm, 72mW (max), 2.1A
9V ±10%	1A	MAX8903H/J/Y, 4MHz	2.2μH inductor, IFSC1008ABER2R2M01, Vishay 2.5mm x 2mm x 1.2mm, 90mΩ (max), 2.15A or 2.2μH inductor, LQH3NPN2R2NJ0, Murata 3mm x 3mm x 1.1mm, 83mΩ (max), 1.15A

24 ______ **////XI///**

Table 5. Recommended Inductor Examples (continued)

DC INPUT VOLTAGE RANGE	DC STEP-DOWN OUTPUT CURRENT LIMIT (ISDMAX)	PART NUMBER, SWITCHING FREQUENCY*	RECOMMENDED INDUCTOR
9V ±10%	2A	MAX8903A/B/C/D/E, 4MHz	2.2μH inductor, DFE322512C-2R2N, TOKO 3.2mm x 2.5mm x 1.2mm, 91mΩ (max), 2.4A or 2.2μH Inductor, IFSC1515AHER2R2M01, Vishay 3.8mm x 3.8mm x 1.8mm, 45mΩ (max), 3A
9V ±10%	1A	MAX8903A/B/C/D/E, 4MHz	2.2μH Inductor, IFSC1008ABER2R2M01, Vishay 2.5mm x 2mm x 1.2mm, 90mΩ (max), 2.15A or 2.2μH Inductor, LQH3NPN2R2NJ0, Murata 3mm x 3mm x 1.1mm, 83mΩ (max), 1.15A
9V ±10%	2A	MAX8903G, 1MHz	4.3uH Inductor, DEM4518C (1235AS-H-4R3M), TOKO 4.7mm x 4.5mm x 1.8mm, $84m\Omega$ (max), 2.0A or 4.7µH Inductor, IFSC1515AHER4R7M01, Vishay 3.8mm x 3.8mm x 1.8mm, $90m\Omega$ (max), 2.0A
9V ±10%	1A	MAX8903G, 1MHz	$4.7\mu H$ inductor, DEM2818C (1227AS-H-4R7M), TOKO 3.2mm x 2.8mm x 1.8mm, 92m Ω (max), 1.1A or 4.7μH inductor, IFSC1008ABER4R7M01, Vishay 2.5mm x 2mm x 1.2mm, 212m Ω (max), 1.2A
12V ±10%	2A	MAX8903G, 1MHz	$4.3\mu H$ inductor, DEM4518C (1235AS-H-4R3M), TOKO $4.7 mm$ x $4.5 mm$ x $1.8 mm$, $84 m\Omega$ (max), $2.0 A$ or $4.7 \mu H$ inductor, IFSC1515AHER4R7M01, Vishay $3.8 mm$ x $3.8 mm$ x $1.8 mm$, $90 m\Omega$ (max), $2.0 A$
12V ±10%	1A	MAX8903G, 1MHz	6.8μH, IFSC1515AHER6R8M01, Vishay 3.8mm x 3.8mm x 1.8mm, 115mΩ (max), 1.5A or 6.8μH, LQH44PN6R8MP0, Murata 4mm x 4mm x 1.65mm, 144mΩ (max), 1.34A

^{*}See the Selector Guide for more information about part numbers.

Selector Guide

The MAX8903_ is available in several options designated by the first letter following the root part number. The basic architecture and functionality of the

MAX8903A-MAX8903E/MAX8903G/MAX8903Y are the same. Their differences lie in certain electrical and operational parameters. Table 6 outlines these differences.

Table 6. Selector Guide

PARAMETER	MAX8903A	MAX8903B	MAX8903C	MAX8903D	MAX8903E	MAX8903G	MAX8903H	MAX8903J	MAX8903Y
Minimum SYS Regulation Voltage (VSYSMIN)	3.0V	3.0V	3.4V	3.4V	3.0V	3.0V	3.4V	3.4V	3.0V
SYS Regulation Voltage (VSYSREG)	4.4V	4.325V	4.4V	4.4V	4.325V	4.325V	4.4V	4.5V	4.4V
Minimum Allowable Inductor	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	1µH	1µH	1µH
Switching Frequency	4MHz	4MHz	4MHz	4MHz	4MHz	1MHz	4MHz	4MHz	4MHz
SYS Load	40mV/A	25mV/A	40mV/A	40mV/A	25mV/A	25mV/A	40mV/A	25mV/A	25mV/A
Minimum SYS Output Capacitor	10µF	22µF	10µF	10µF	22µF	22µF	10µF	10μF	22µF
BAT Regulation Voltage (VBATREG) (Note 5)	4.2V	4.2V	4.2V	4.1V	4.1V	4.2V	4.2V	4.35V	4.15V
BAT Prequal Threshold (VBATPQ) (Note 5)	3V	2.5V	3V	3V	2.5V	2.5V	3V	3V	3V
Top-Off Timer (Note 6)	15s (fixed)	132min	15s (fixed)	15s (fixed)	132min	132min	15s (fixed)	15s (fixed)	15s (fixed)
VL Output	1mA	10mA	1mA	1mA	10mA	10mA	1mA	1mA	1mA
Power-Enable On Battery Detection (Note 7)	No	Yes	No	No	Yes	Yes	No	No	No
Comments	_	_	_	_	_	_	(Note 8)	_	_

Note 5: Typical values. See the Electrical Characteristics table for min/max values.


Note 6: Note that this also changes the timing for the pregual and fast-charge timers.

Note 7: See the Power Enable on Battery Detection section for details.

Note 8: The MAX8903H is a newer version of the MAX8903C that is a recommended for new designs.

Pin Configuration

_Chip Information




PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 TQFN-EP	T2844-1	<u>21-0139</u>	<u>90-0035</u>



28 ______ /I/XI/VI

Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

					CDN	4M□N	DIM	1ENS	IDNS	:					
PKG	12	2L 4×	4	16L 4×4		20	20L 4×4		24L 4×4			28L 4×4			
REF.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	MIN.	NOM.	MAX.	MIN.	N□M.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	2 0.20 REF		F	0.20 REF		0.20 REF		0.20 REF			0.20 REF				
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
е	(0.80 BS	C.	0.65 BSC.		0.50 BSC.		0.50 BSC.			0.40 BSC.				
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		12		16		20		24		28					
ND	3			4		5		6		7					
NE	3				4		5		6		7				
Jedec					WGGC		WGGD-1		WGGD-2		WGGE				

EXPOSED PAD VARIATIONS									
PKG.		D2			E2				
CODES	MIN.	NDM.	MAX.	MIN.	N□M.	MAX.			
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25			
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25			
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25			
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25			
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25			
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25			
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25			
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63			
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63			
T2444N-4	2.45	2.60	2.63	2.45	2.60	2.63			
T2444M-1	2.45	2.60	2.63	2.45	2.60	2.63			
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70			

DIMENSION VARIATIONS										
PKG. CODE	D2			E2			L			
	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
T2044-4	2.85	2.90	2.95	2.85	2.90	2.95	0.25	0.30	0.35	

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.

 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

 OUTDOOR AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 12. WARPAGE SHALL NOT EXCEED 0.10mm.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 15. ALL DIMENSIONS ARE THE SAME FOR LEADED (-) & POFREE (+) PACKAGE CODES.

-DRAWING NOT TO SCALE-



PACKAGE DUTLINE 12,16,20,24,28L TQFN, 4×4×0.75mm DOCUMENT CONTROL NO. APPROVAL

21-0139

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/08	Initial release	_
1	8/09	Added MAX8903C/MAX8903D to data sheet	1–20
2	11/09	Made various corrections	1–7, 9, 11–21
3	10/10	Added MAX8903B, MAX8903E, MAX8903G, and MAX8903Y	1–29
4	5/11	Added MAX8903H and MAX8903J and updated components	1–29

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.