# **Document Title**

# 128Kx36-Bit Synchronous Burst SRAM

# **Revision History**

Rev. No.	History	Draft Date	<u>Remark</u>
0.0	Initial draft	May. 15. 1997	Preliminary
0.1	Modify power down cycle timing & Interleaved read timing, Insert Note 4 at AC timing characteristics. Change IsB1 value from 10mA to 30mA. Change IsB2 value from 10mA to 20mA.	Feb. 11. 1998	Preliminary
0.2	Change Undershoot spec from -3.0V(pulse width≤20ns) to -2.0V(pulse width≤tcvc/2) Add Overshoot spec 4.6V((pulse width≤tcvc/2) Change VIH max from 5.5V to VDD+0.5V	April. 14. 1998	Preliminary
0.3	Change Isb2 value from 20mA to 30mA. Change VDD condition from VDD=3.3V+10%/-5% to VDD=3.3V+0.3V/-0.165V.	May. 13. 1998	Preliminary
1.0	Final spec Release	May. 15. 1998	Final
2.0	Add VDDQ Supply voltage( 2.5V )	Dec. 02. 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 128Kx36-Bit Synchronous Burst SRAM

### **FEATURES**

- Synchronous Operation.
- On-Chip Address Counter.
- Write Self-Timed Cycle.
- On-Chip Address and Control Registers.
- VDD= 3.3V+0.3V/-0.165V Power Supply.
- VDDQ Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O.
- 5V Tolerant Inputs except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention.
- TTL-Level Three-State Output.
- 100-TQFP-1420A

## **FAST ACCESS TIMES**

PARAMETER	Symbol	-7	-8	-9	Unit
Cycle Time	tcyc	8.5	10	12	ns
Clock Access Time	tcD	7.5	8	9	ns
Output Enable Access Time	toe	3.5	3.5	3.5	ns

### **GENERAL DESCRIPTION**

The KM736V787 is 4,718,592 bits Synchronous Static Random Access Memory designed to support zero wait state performance for advanced Pentium/Power PC based system. And with CS1 high, ADSP is blocked to control signals.

It can be organized as 128K words of 36 bits. And it integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced components counts implementation of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous.


The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.

Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(ADV) input.

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.


The KM736V787 is implemented with SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

## LOGIC BLOCK DIAGRAM





# PIN CONFIGURATION(TOP VIEW)



### **PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A16	Address Inputs	32,33,34,35,36,37,	VDD	Power Supply(+3.3V)	15,41,65,91
	-	44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		50,81,82,99,100	N.C.	No Connect	14,16,38,39,42,43,66
ADV	Burst Address Advance	83			
ADSP	Address Status Processor	84	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
ADSC	Address Status Controller	85	DQbo~b7		68,69,72,73,74,75,78,79
CLK	Clock	89	DQco~c7		2,3,6,7,8,9,12,13
CS <sub>1</sub>	Chip Select	98	DQdo~d7		18,19,22,23,24,25,28,29
CS <sub>2</sub> CS <sub>2</sub> WEx	Chip Select	97	DQPa~Pd		51,80,1,30
CS <sub>2</sub>	Chip Select	92			
	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
OE	Output Enable	86		(2.5V or 3.3V)	
GW	Global Write Enable	88	Vssq	Output Ground	5,10,21,26,55,60,71,76
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			



### **FUNCTION DESCRIPTION**

The KM736V787 is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP (or ADSC) using the new external address clocked into the on-chip address register when both GW and BW are high or when BW is low and WEa, WEb, WEc, and WEd are high. When ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. the data of cell array accessed by the current address are projected to the output pins.

Write cycles are also initiated with  $\overline{\text{ADSP}}$  (or  $\overline{\text{ADSC}}$ ) and are differentiated into two kinds of operations; All byte write operation and individual byte write operation.

All byte write occurs by enabling  $\overline{GW}$  (independent of  $\overline{BW}$  and  $\overline{WE}x$ .), and individual byte write is performed only when  $\overline{GW}$  is high and  $\overline{BW}$  is low. In KM736V787, a 128Kx36 organization,  $\overline{WE}$  controls DQa0 ~ DQa7 and DQPa,  $\overline{WE}$ b controls DQb0 ~ DQb7 and DQPb,  $\overline{WE}$ c controls DQc0 ~ DQc7 and DQPc and  $\overline{WE}$ d controls DQd0 ~ DQd7 and DQPd.

CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.

 $\overline{\text{ADV}}$  is ignored at the clock edge when  $\overline{\text{ADSP}}$  is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when  $\overline{\text{ADV}}$  is sampled low.

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.

#### **BURST SEQUENCE TABLE**

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		<b>A</b> 1	Ao						
Fi	First Address		0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
	$\downarrow$	1	0	1	1	0	0	0	1
For	urth Address	1	1	1	0	0	1	0	0

(Linear Burst)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
LBOTIN		<b>A</b> 1	Ao						
Fi	First Address		0	0	1	1	0	1	1
			1	1	0	1	1	0	0
			0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

Note: 1. LBO pin must be tied to high or low, and floating state must not be allowed.

## **ASYNCHRONOUS TRUTH TABLE**

(See Notes 1 and 2):

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	Η	Χ	High-Z
Read	L	L	DQ
Redu	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Х	High-Z

#### Notes

- 1. X means "Don't Care".
- 2. ZZ pin is pulled down internally
- 3. For write cycles that following read cycles, the output buffersmust be disabled with OE, otherwise data bus contention will occur.
- 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- Deselected means power down state of which stand-by current depends on cycle time.



### **SYNCHRONOUS TRUTH TABLE**

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
Н	Х	Х	Х	L	Х	X	1	N/A	Not Selected
L	L	Х	L	Х	Х	Х	1	N/A	Not Selected
L	Х	Н	L	Х	Х	Х	1	N/A	Not Selected
L	L	Х	Х	L	Х	Х	1	N/A	Not Selected
L	Х	Н	Х	L	Х	Х	1	N/A	Not Selected
L	Н	L	L	Х	Х	Х	1	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	1	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Х	Н	1	External Address	Begin Burst Read Cycle
Х	Х	Х	Н	Н	L	Н	1	Next Address	Continue Burst Read Cycle
Н	Х	Х	Х	Н	L	Н	1	Next Address	Continue Burst Read Cycle
Х	Х	Х	Н	Н	L	L	1	Next Address	Continue Burst Write Cycle
Н	Х	Х	Х	Н	L	L	1	Next Address	Continue Burst Write Cycle
Х	Х	Х	Н	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Н	Х	Х	Х	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Х	Х	Х	Н	Н	Н	L	1	Current Address	Suspend Burst Write Cycle
Н	Х	Х	Х	Н	Н	L	1	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by  $\uparrow$ .
- 3. WRITE = L means Write operation in WRITE TRUTH TABLE.
  WRITE = H means Read operation in WRITE TRUTH TABLE.
- 4. Operation finally depends on status of asynchronous input pins(ZZ and  $\overline{\text{OE}}$ ).

## WRITE TRUTH TABLE

GW	BW	WEa	WEb	WEc	WEd	Operation			
Н	Н	Х	Х	Х	Х	READ			
Н	L	Н	Н	Н	Н	READ			
Н	L	L	Н	Н	Н	WRITE BYTE a			
Н	L	Н	L	Н	Н	WRITE BYTE b			
Н	L	Н	Н	L	L	WRITE BYTE c and d			
Н	L	L	L	L	L	WRITE ALL BYTEs			
L	Х	Х	Х	Х	Х	WRITE ALL BYTEs			

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK( $\uparrow$ ).



## **ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss	VDDQ	VDD	V
Voltage on Input Pin Relative to Vss	Vin	-0.3 to 6.0	V
Voltage on I/O Pin Relative to Vss	Vio	-0.3 to VDDQ + 0.5	V
Power Dissipation	PD	1.2	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Topr	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

<sup>\*</sup>Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **OPERATING CONDITIONS at 3.3V I/O** (0°C≤ TA≤70°C)

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	Vdd	3.135	3.3	3.6	V
	VDDQ	3.135	3.3	3.6	V
Ground	Vss	0	0	0	V

# **OPERATING CONDITIONS at 2.5V I/O**( $0^{\circ}C \le TA \le 70^{\circ}C$ )

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
	VDDQ	2.375	2.5	2.9	V
Ground	Vss	0	0	0	V

## CAPACITANCE\*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	8	pF

\*Note: Sampled not 100% tested.



# DC ELECTRICAL CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

PARAMETER	SYMBOL	TEST CONDITIONS			MAX	UNIT
Input Leakage Current(except ZZ)	lıL	VDD=Max , VIN=Vss to VDD			+2	μΑ
Output Leakage Current	loL	Output Disabled, VouT=Vss to VDDQ			+2	μΑ
Operating Current	Icc	Device Selected, Iout=0mA,	-7	-	350	mA
		ZZ≤Vı∟, All Inputs=Vı∟ or Vıн	-8	-	325	
		Cycle Time ≥ tcyc min	-9	-	300	
Standby Current	Isb	Device deselected, Iout=0mA,	-7	-	100	mA
		ZZ≤Vı∟, f=Max,	-8	-	90	
		All Inputs≤0.2V or ≥ VDD-0.2V	-9	-	80	
	ISB1	Device deselected, IouT=0mA, ZZ≤0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V)			30	mA
	ISB2	Device deselected, IouT=0mA, ZZ≥VDD-0.2V, f=Max, All Inputs≤ViL or ≥ViH			30	mA
Output Low Voltage(3.3V I/O)	Vol	IoL = 8.0mA			0.4	V
Output High Voltage(3.3V I/O)	Voн	IOH = -4.0mA			-	V
Output Low Voltage(2.5V I/O)	Vol	IoL = 1.0mA		-	0.4	V
Output High Voltage(2.5V I/O)	Voн	Iон = -1.0mA		2.0	-	V
Input Low Voltage(3.3V I/O)	VIL			-0.5*	0.8	V
Input High Voltage(3.3V I/O)	ViH			2.0	VDD+0.5**	V
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V
Input High Voltage(2.5V I/O)	ViH			1.7	VDD+0.5**	V

<sup>\*</sup> V<sub>IL</sub>(Min)=-2.0(Pulse Width ≤ tCYC/2)

# **TEST CONDITIONS**

 $(VDD=3.3V+0.3V/-0.165V, VDDQ=3.3V+0.3/-0.165V \text{ or } VDD=3.3V+0.3V/-0.165V, VDDQ=2.5V+0.4V/-0.125V, TA=0 \text{ to } 70^{\circ}C)$ 

PARAMETER	VALUE			
Input Pulse Level(for 3.3V I/O)	0 to 3V			
Input Pulse Level(for 2.5V I/O)	0 to 2.5V			
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	2ns			
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	2ns			
Input and Output Timing Reference Levels for 3.3V I/O	1.5V			
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2			
Output Load	See Fig. 1			




<sup>\*\*</sup>  $V_{IH}(Max)=4.6(Pulse\ Width \le tCYC/2)$ 

<sup>\*\*</sup> In Case of I/O Pins, the Max. VIH=VDDQ+0.5V

Output Load(A)

Output Load(B) (for tLZC, tLZOE, tHZOE & tHZC)






Fig. 1

## AC TIMING CHARACTERISTICS (TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

DADAMETER	SYMBOL	KM736V787-7		KM736V787-8		KM736V787-9		UNIT
PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNII
Cycle Time	tcyc	8.5	-	10	-	12	-	ns
Clock Access Time	tcD	-	7.5	-	8	-	9	ns
Output Enable to Data Valid	toE	-	3.5	-	3.5	-	3.5	ns
Clock High to Output Low-Z	tLZC	0	-	0	-	0	-	ns
Output Hold from Clock High	tон	2	-	2	-	2	-	ns
Output Enable Low to Output Low-Z	tlzoe	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.5	-	3.5	-	3.5	ns
Clock High to Output High-Z	tHZC	2	3.5	2	3.5	2	3.5	ns
Clock High Pulse Width	tcH	3	-	4	-	4.5	-	ns
Clock Low Pulse Width	tcL	3	-	4	-	4.5	-	ns
Address Setup to Clock High	tas	2.0	-	2.0	-	2.0	-	ns
Address Status Setup to Clock High	tss	2.0	-	2.0	-	2.0	-	ns
Data Setup to Clock High	tos	2.0	-	2.0	-	2.0	-	ns
Write Setup to Clock High(GW, BW, WEx)	tws	2.0	-	2.0	-	2.0	-	ns
Address Advance Setup to Clock High	tadvs	2.0	-	2.0	-	2.0	-	ns
Chip Select Setup to Clock High	tcss	2.0	-	2.0	-	2.0	-	ns
Address Hold from Clock High	tah	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tsH	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High(GW, BW, WEx)	twH	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tadvh	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tcsH	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	tpds	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tpus	2	-	2	-	2	-	cycle

Notes: 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.


3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

4. At any given voltage and temperature, tHZC is less than tLZC.




<sup>\*</sup> Capacitive Load consists of all components of the test environment.


<sup>\*</sup> Including Scope and Jig Capacitance
























Rev 2.0






### APPLICATION INFORMATION


### **DEPTH EXPANSION**

The Samsung 128Kx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HiGH)





## **PACKAGE DIMENSIONS**

## 100-TQFP-1420A

#### Units:millimeters/inches

