

MILITARY SPECIFICATION

MICROCIRCUITS, MEMORY, DIGITAL, NMOS, 16,384 BIT
DYNAMIC RANDOM ACCESS MEMORY (DRAM), MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies
of the Department of Defense.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, N-channel dynamic NMOS 16,384/1-bit random access memory microcircuits. Two product assurance classes (S and B) and a choice of case outlines and lead finishes are provided and are reflected in the complete Part or Identifying Number (PIN) (see 6.7).

1.2 Classification.

1.2.1 Device type. The device type shall be as shown in the following:

<u>Device type</u>	<u>Circuit organization</u>	<u>Access time</u>
01,04 (T _{case} = -55°C instant on to +110°C operating)	16,384/1-bit RAM	200 ns
02,05 (T _{case} = -55°C instant on to +110°C operating)	16,384/1-bit RAM	250 ns
03 (T _{case} = -55°C instant on to +110°C operating)	16,384/1-bit RAM	200 ns (page mode operation guaranteed)

1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outline. The case outline shall be designated as follows:

<u>Case outline</u>	<u>MIL-M-38510, appendix C, case outline</u>
E	D-2 (16-lead, .840" x .310" x .200"), dual-in-line package
F	F-5 (16-lead, .390" x .260" x .085"), flat package
Z	See figure 1 (18-lead, .360" x .240" x .048"), leadless chip carrier package

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center, RBE-2, Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

MIL-M-38510/240A

1.3 Absolute maximum ratings:

Voltage on any pin relative to substrate:	
Device types 01 through 03 - - - - -	-0.3 V to +20 V
Device types 04 and 05 - - - - -	-1.0 V to +7 V
Power dissipation (minimum cycle time) - - - - -	1.0 W maximum
Thermal resistance (minimum cycle time) - - - - -	$\theta_{JC} = 15^{\circ}\text{C/W}$ maximum
Voltage on V_{DD} relative to V_{SS} :	
Device types 01 through 03 only - - - - -	-1.0 V to +16 V
Voltage on V_{CC} relative to V_{SS} :	
Device types 01 through 03 - - - - -	-1.0 V to +15 V
Device types 04 and 05 - - - - -	-1.0 V to +7 V
$V_{BB} - V_{SS}$ ($V_{DD} - V_{SS} > 0$)	
Device types 01 through 03 - - - - -	-0.3 V maximum
Lead temperature (soldering, 5 seconds) - - - - -	270°C maximum
Maximum junction temperature, T_J - - - - -	150°C

1.3.1 Alpha particle induced error rate. The error rate shall not exceed 1 error in 5×10^6 device operating hours, under the following test conditions:

- a. Nominal power supplies.
- b. $T_C = 25^{\circ}\text{C}$.
- c. Device in a checkerboard pattern.
- d. Cycle time equal to 375 ns.

1.4 Recommended operating conditions:

	<u>Min</u>	<u>Max</u>	<u>Unit</u>
Supply voltages:			
V_{DD} (device types 01 through 03) - - - - -	10.8	16	V dc
V_{BB} (device types 01 through 03) - - - - -	-4.5	-7	V dc
V_{CC} - - - - -	4.5	5.5	V dc
V_{SS} - - - - -	0 <u>1/</u>	0 <u>1/</u>	V dc
High level input voltages:			
Addresses (V_{IH}):			
Device types 01 through 03 - - - - -	2.4	7.0	V dc
Device types 04 and 05 - - - - -	2.4	6.5	V dc
Clocks (V_{IHC}):			
Device types 01 through 03 - - - - -	2.7	7.0	V dc
Device types 04 and 05 - - - - -	2.7	6.5	V dc
Data In (V_{IH}):			
Device types 01 through 03 - - - - -	2.4	7.0	V dc
Device types 04 and 05 - - - - -	2.4	6.5	V dc
Low level input voltage:			
All inputs (V_{IL}) - - - - -	-1.0	0.8	V dc
Refresh cycle time (t_{REF}) - - - - -		1.0	ms
Operating case temperature - - - - -	-55	+110	°C

1/ V_{SS} is common for all supplies.

MIL-M-38510/240A

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Unless otherwise indicated, copies of federal and military specifications, standards, and handbooks are available from the Naval Publications and Forms Center, (ATTN: NPODS), 5801 Tabor Avenue, Philadelphia, PA 19120-5099.)

2.2 Order of precedence. In the event of a conflict between the text of this document and the references cited herein (except for related associated detail specifications, specification sheets, or MS standards), the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Detail specifications. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510, and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.2 Functional block diagram. The functional block diagram shall be as specified on figure 3. Upon implementing design changes, the manufacturer must submit a new block diagram to the qualifying activity for inclusion in this specification. The block diagram shall clearly define the row address inputs and the column address inputs.

3.2.3 Schematic circuits and bit address maps. Schematic circuits and bit maps shall be submitted to the qualifying activity as a prerequisite for qualification. All manufacturers' schematics and bit maps shall be maintained and available upon request.

3.2.3.1 Truth table. The truth table shall be as specified on figure 4.

3.2.3.2 Functional tests. The functional tests used to test these devices are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, then alternate test patterns to accomplish the same results shall be submitted to the qualifying activity for approval.

TABLE I. Electrical performance characteristics

Characteristics	Symbol	Conditions -55°C < T _C < +110°C V _{SS} = 0 V 4.5 V dc < V _{CC} < 5.5 V dc unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Output high voltage	V _{OH}	I _{OH} = -5.0 mA, V _{CC} = 4.5 V	A11	2.4		V
Output low voltage	V _{OL}	I _{OL} = 4.2 mA, V _{CC} = 4.5 V	A11		0.4	V
Input leakage All inputs	I _{I(L)(H)}	V _{IN} = 0 to 7.0 V	A11	-10	+10	μA
		V _{IN} = 0 to 6.5 V for devices 04 and 05				
Output leakage	I _{O(L)(H)}	R _{AS} and C _{AS} = V _{IHC} V _{OUT} = 0.0 to 5.5 V	A11	-10	+10	μA
Supply current from V _{DD}	I _{DD1} 1/	R _{AS} and C _{AS} cycling	t _{RC} = 375 ns	01,03	35	mA
			t _{RC} = 410 ns	02		
	I _{DD2}	R _{AS} and C _{AS} = V _{IHC} D _{OUT} = High Z		01,02,03	2.25	mA
	I _{DD3} 1/	R _{AS} cycling C _{AS} = V _{IHC}	t _{RC} = 375 ns	01,03	27	mA
			t _{RC} = 410 ns	02		
	I _{DD4} 1/	R _{AS} = V _{IL} , C _{AS} cycling	t _{PC} = 225 ns	01,03	27	mA
			t _{PC} = 275 ns	02		

See footnotes at end of table.

MIL-M-38510/240A

TABLE I. Electrical performance characteristics - Continued.

Characteristics	Symbol	Conditions -55°C ≤ T _C ≤ +110°C V _{SS} = 0 V 4.5 V dc ≤ V _{CC} ≤ 5.5 V dc unless otherwise specified	Device types	Limits		Unit	
				Min	Max		
Supply current from V _{BB}	I _{BB1} 1/	RAS and CAS cycling	t _{RC} = 375 ns	01,03		400	μA
			t _{RC} = 410 ns	02			
	I _{BB2}	RAS and CAS = V _{IHC} D _{OUT} = High Z		01,02,03		200	μA
	I _{BB3} 1/	RAS cycling CAS = V _{IHC}	t _{RC} = 375 ns	01,03		400	μA
			t _{RC} = 410 ns	02			
	I _{BB4} 1/	RAS = V _{IL} , CAS cycling	t _{PC} = 225 ns	01,03		400	μA
			t _{PC} = 275 ns	02			
	Supply current from V _{CC}	I _{CC1} 2/	RAS and CAS cycling		01,02,03		600
				04,05		50	mA
I _{CC2}		RAS and CAS = V _{IHC} D _{OUT} = High Z		01,02,03	-10	+10	μA
				04,05		5	mA
I _{CC3}		RAS cycling, t _{RC} = 375 ns CAS = V _{IHC}		01,02,03	-10	+10	μA
				04,05		35	mA
I _{CC4} 2/		RAS = V _{IL} , CAS cycling D _{OUT} = High Z		01,02,03		1,000	μA
				04,05		35	mA
Random read or write cycle time	t _{RC}	See figures 6, 7, 8, 10		01,03,04	375	10,120	ns
				02,05	410		
Read-write cycle time	t _{RWC}	See figures 6, 9		01,03,04	375	10,120	ns
				02,05	425		
Page mode cycle time	t _{PC}	RAS = V _{IL} See figures 6, 11, 12		01,03,04	225		ns
				02,05	275		

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Characteristics	Symbol	Conditions -55°C < T _C < +110°C V _{SS} = 0V 4.5 V dc < V _{CC} < 5.5 V dc unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Access time from RAS	t _{RAC} _{3/}	See figures 6, 7, 9, 11 4/ t _{RCD} = Min	01,03,04		200	ns
			02,05		250	
Access time from CAS	t _{CAC} _{3/}	See figures 6, 7, 9, 11 t _{RCD} > Max	01,03,04		135	ns
			02,05		165	
Output buffer turn off delay	t _{OFF}	See figures 6, 7, 9, 11	01,03,04		50	ns
			02,05		60	
RAS precharge time	t _{RP}	See figures 6 through 12	01,03,04	120	1,000	ns
			02,05	150		
RAS pulse width	t _{RAS}	See figures 6 through 12	01,03,04	200	10,000	ns
			02,05	250		
RAS hold time	t _{RSH}	See figures 6, 7, 8, 9, 11, 12	01,03,04	135		ns
			02,05	165		
CAS hold time	t _{CSH}	See figures 6, 7, 8, 9, 11, 12	01,03,04	200		ns
			02,05	250		
CAS pulse width	t _{CAS}	See figures 6, 7, 8, 9, 11, 12	01,03,04	135	10,000	ns
			02,05	165		
RAS to CAS delay time	t _{RCD}	See figures 6, 7, 8, 9, 11, 12	01,03,04	30	65	ns
			02,05	35	85	
CAS to RAS precharge time	t _{CRP}	See figures 6, 7, 8, 9, 11, 12	A11	0		ns
Row address setup time	t _{ASR}	See figures 6 through 12	A11	0		ns
Row address hold time	t _{RAH}	See figures 6 through 12	01,03,04	30		ns
			02,05	35		
Column address setup time	t _{ASC}	See figures 6, 7, 8, 9, 11, 12	A11	0		ns

See footnotes at end of table.

MIL-M-38510/240A

TABLE I. Electrical performance characteristics - Continued.

Characteristics	Symbol	Conditions -55°C < T _C < +110°C V _{SS} = 0 V 4.5 V dc < V _{CC} < 5.5 V dc unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Column address hold time	t _{CAH}	See figures 6, 7, 8, 9, 11, 12	01,03,04	60		ns
			02,05	75		
Column address hold time referenced to RAS	t _{AR}	See figures 6, 7, 8, 9, 11, 12	01,03,04	125		ns
			02,05	160		
Read command setup time	t _{RCS}	See figures 6, 7, 9, 11	A11	0		ns
Read command hold time	t _{RCH}	See figures 6, 7, 9, 11	A11	0		ns
Write command hold time	t _{WCH}	See figures 6, 8, 12	01,03,04	60		ns
			02,05	75		
Write command hold time referenced to RAS	t _{WCR}	See figures 6, 8, 12	01,03,04	125		ns
			02,05	160		
Write command pulse width	t _{WP}	See figures 6, 8, 9, 12	01,03,04	60		ns
			02,05	75		
Write command to RAS lead time	t _{RWL}	See figures 6, 8, 9, 12	01,03,04	80		ns
			02,05	100		
Write command to CAS lead time	t _{CWL}	See figures 6, 8, 9, 12	01,03,04	80		ns
			02,05	100		
Data in setup time to CAS	t _{DS(C)}	See figures 6, 8, 12	A11	0		ns
Data in setup time to write (late write)	t _{DS(W)}	See figures 6, 9	A11	10		ns
Data in hold time	t _{DH}	See figures 6, 8, 9, 12	01,03,04	60		ns
			02,05	75		

See footnotes at end of table.

MIL-M-38510/240A

TABLE I. Electrical performance characteristics - Continued.

Characteristics	Symbol	Conditions -55°C < T _C < +110°C V _{SS} = 0 V 4.5 V dc < V _{CC} < 5.5 V dc unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Data in hold time referenced to RAS	t _{DHR}	See figures 6, 8, 9, 12	01,03,04	125		ns
			02,05	160		
CAS precharge time (page mode only)	t _{CP}	See figures 6, 11, 12	01,03,04	80		ns
			02,05	100		
Refresh period	t _{REF}		A11		1.0	ms
Write command setup time	t _{WCS}	See figures 6, 8	A11	0		ns
CAS to WRITE delay	t _{CWD}	See figures 6, 9	01,03,04	95		ns
			02,05	125		
RAS to WRITE delay	t _{RWD}	See figures 6, 9	01,03,04	160		ns
			02,05	200		

1/ Depends on cycle rate. Limits are for cycle rates listed in conditions column.

2/ Depends on output load.

3/ Load = One Schottky TTL + 50 pF or equivalent.

4/ Device type 03 has page mode operation tested.

3.2.4 Case outline. The case outline shall be in accordance with 1.2.3.

3.3 Lead material and finish. Lead material and finish shall be in accordance with MIL-M-38510 (see 6.4).

3.4 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and shall apply over the full case operating temperature range, unless otherwise specified.



3.5 Rebonding. Rebonding shall be in accordance with MIL-M-38510.

3.6 Electrical test requirements. Electrical test requirements shall be as specified in table III for the applicable device type and device class. The subgroups of table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance by device class are specified in table II.

3.7 Marking. Marking shall be in accordance with MIL-M-38510.

3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 46 (see MIL-M-38510, appendix E).

MIL-M-38510/240A




Symbol	Inches		Millimeters		Notes
	Min	Max	Min	Max	
A	.350	.360	8.89	9.14	
B	.330	.340	8.38	8.64	
C	.275	.285	6.99	7.24	
D	.235	.245	5.97	6.22	
E	.285	.290	7.24	7.37	
F	.265	.275	6.73	6.99	
G	.210	.220	5.33	5.59	
H	.170	.180	4.32	4.57	
J	.042	.048	1.07	1.22	
K	.012	.018	.33	.46	
L	.012	.018	.33	.46	
M	.040	.050	1.02	1.27	
N	.020	.030	.51	.76	5
P	.045	.055	1.14	1.40	2
Q	.008R		.20R		5
R	.012R		.30R		3
S	.090	.110	2.29	2.79	1

- NOTES:
1. Index area: A notch, identification mark or elongation shall be used to identify pin 1.
 2. 14 spaces.
 3. Applies to all four corners.
 4. Shaded areas are metallized to facilitate external connections
 5. 18 locations.
 6. No organic or polymeric materials shall be molded to the package.


FIGURE 1. Case outline Z (.360" x .290" x .048") leadless chip carrier package.

MIL-M-38510/240A

Cases E and F



Case Z



NOTE: NC for device types 04 and 05
 V_{BB} and V_{DD} for device types 01 - 03

FIGURE 2. Terminal connections.





FIGURE 3. Block diagram.

Truth table						
Operation	Inputs					Output
	RAS	CAS	D _{IN}	ADDR	$\overline{\text{Write}}$	D _{OUT} see note 2
Chip not selected	H	H	X see note 3	X	X	High Z
Write "L" in cell A _{xy} See note 4	L	L	L	A _{xy}	L	High Z See note 5
Write "H" in cell A _{xy}	L	L	H	A _{xy}	L	High Z See note 5
Read data in cell A _{xy}	L	L	X	A _{xy}	H	Data (A _{xy})
RAS only refresh	L	H	X	A _x	X	High Z

NOTES

1. Eight initialization cycles required before truth table applies. All timing requirements must be applied.
2. D_{OUT} is not inverted from D_{IN}.
3. "X" = Don't care.
4. A_{xy} denotes proper address logic to address cell A_{xy}.
5. For "EARLY WRITE" timing, data out remains at high impedance. For "LATE WRITE" timing, data out is valid from access time to the beginning of a subsequent cycle, or until CAS goes to a high level.


FIGURE 4. Truth table.



NOTE: NC for device types 04 and 05
 VBB and VDD for device types 01 - 03.


Pin connections for case outline Z are in parentheses

FIGURE 5. Burn-in and steady state life test circuit.



NOTE: Measurement points are V_{IL} and V_{IH} .

FIGURE 5. Burn-in and steady state life test circuit - Continued.



NOTES:

1. $C_L = 50$ pF minimum (includes scope probe, wiring, and stray wiring without package in test fixture).
2. D1-D4 are 1N3064.
3. All generators t_{PLH} and $t_{PHL} \leq 10$ ns.
4. All resistors are 1/2 watt.
5. Option 1 or option 2 load circuit may be used for all ac tests except the high impedance test, where option 2 shall be used and $V_M = 1.3$ V dc.
6. Pin connections for case outline Z are in parentheses.
7. SW1 is a software switch.
8. Option 2 conditions are: $V_M = 1.3$ V, $V_{OH} = 1.125$ V.
9. Output circuit option: Option 1 is used for device types 01 through 03, option 2 is used for device types 04 and 05.
10. NC for device types 04 and 05, V_{BB} and V_{DD} for device types 01 through 03.

FIGURE 6. Switching time test circuits.




FIGURE 7. Read cycle waveforms.





FIGURE 9. Read/write, read modify write cycle waveforms.



NOTE: $\overline{CAS} = V_{IHC}$, \overline{WRITE} and D_{IN} don't care.
 D_{OUT} = High impedance

FIGURE 10. "RAS-ONLY" refresh cycle waveforms.




FIGURE 11. Page mode read cycle waveforms.




FIGURE 12. Page mode write cycle waveforms.

TABLE III. Group A inspection for device types 04 and 05 - Continued.
Terminal conditions (pins not designated may be high ≥ 2.4 V or low ≤ 0.45 V, or open).

Subgroup	Symbol	MIL-STD-883 Method	Case#	Pins																Measured Terminal	Test Limits					
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		Algo- rithms 4/	Min	Max	Units		
1 $T_C = 25^\circ\text{C}$	I_{CC2}	3005	MC	DTM	WRITE	RAS	A0	A2	A1	MC	VCC	A5	A4	A3	A6	DOUT	ZAS	VSS	NC		VCC	+10	mA			
	I_{CC1}										5.5 V	6/	6/	6/	6/	5/	6/	0.0 V		Pat. 7	VCC	50	mA			
	V_{OZ}											4.5 V	Z/	Z/	Z/	Z/	Z/	0.0 V		Pat. 9	DOUT	2.05	2.45	V		
2	Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = 110^\circ\text{C}$.																									
3	Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = -55^\circ\text{C}$.																									
9 $T_C = 25^\circ\text{C}$ B/	V_{OLUP}										5.0 V	Z/	Z/	Z/	Z/	Z/	5/	Z/	0.0 V	Pat. 10	DOUT			ns		
	t_{QAC}										4.5 V									Pat. 1, 2, 3						
												5.5 V													9/	
												4.5 V									Pat. 4, 5				1.0	ms
												4.5 V									Pat. 6					9/

See footnotes at end of table.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. When the alternate screening option of 3.3 of method 5004 is applied to class B devices, the following additional items are applicable:
 1. Internal visual, method 2010, condition B. In addition to the changes indicated by 3.3.1 of method 5004, the following additional clarifications and deletions are applicable:
 - (a) Metallization inspection shall be applicable to the top layer metal conductor (i.e., A1) and need not include "underlying conductors" such as polysilicon.
 - (b) Omit 3.2.1.1(b) through 3.2.1.1(e), 3.2.1.2(b) through 3.2.1.2(e) and 3.2.3(e) (items 3.2.1.1(f) and 3.2.3(g) do not apply).
 2. Burn-in duration for class B shall be 160 hours minimum.
 3. The following voltage stress test may be used to satisfy 3.3.1c of method 5004 of MIL-STD-883. The voltage stress test shall be added to screening procedure (method 5004 of MIL-STD-883) after seal (3.1.6 of method 5004) and before the interim electrical screen (3.1.9 of method 5004). Voltage stress test condition is shown in figure 5, (same as burn-in) or equivalent, with the following voltage modifications:
 - (a) $V_{DD} = +16$ volts, $V_{BB} = -7.0$ volts.
 - (b) $T_A = 125^{\circ}\text{C}$ minimum for 12 hours minimum.
- b. Burn-in test (method 1015 of MIL-STD-883):
 1. Test condition D, using the circuit shown on figure 5, or equivalent.
 2. $T_A = 125^{\circ}\text{C}$ minimum.
- c. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters' test prior to burn-in is optional at the discretion of the manufacturer.
- d. The percent defective allowable (PDA) is specified as 5 percent for class S devices and 10 percent for class B devices based on failures from group A, subgroup 2 and 10 combined tests, after cooldown as final electrical test in accordance with method 5004 of MIL-STD-883, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from pre burn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, then all screening failures shall be included in the PDA. The verified failures of group A, subgroups 2 and 10, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent defective for that lot, and the lot shall be accepted or rejected based on the PDA for the applicable device class.

MIL-M-38510/240A

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.3.1 Qualification extension. When authorized by the qualifying activity, for qualification inspection, if a manufacturer qualifies one device type which is manufactured identically to a slower device type on this specification, the slower device type may be part I qualified without further qualification testing. At the manufacturer's request, the slower device types will be added to the QPL.

4.3.2 Electrostatic discharge sensitivity qualification inspection. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. The option to categorize devices as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 500 volts or greater shall be considered as conforming to the requirements of this specification. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirement	Subgroups (see table III)	
	Class S devices	Class B devices
Interim electrical parameters (pre burn-in)(method 5004)	1, 9, 10	2, 10
Final electrical test parameters (method 5004)	1, 2*, 3, 9, 10*, 11	2*, 10*
Group A test requirements (method 5005)	1, 2, 3, 9, 10, 11	2, 10
Group C end point electrical parameters (method 5005)	NA	2, 10
Group D end point electrical parameters (method 5005)	1, 2, 3, 10	2, 10

* The PDA applies to subgroups (see 4.2d).

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

MIL-M-38510/240A

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4 through 8 for class S and subgroups 1, 3 through 9, and 11 for class B of table I of method 5005 of MIL-STD-883 shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883 and as follows:

- a. Subgroup 3 (solderability) shall be omitted for devices in package Z.
- b. Subgroup 4 (lead integrity) for class S devices shall be omitted for devices in package Z.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. Steady state life test (method 1005 of MIL-STD-883) conditions:
 1. Test condition D, using the circuit shown on figure 5, or equivalent.
 2. $T_A = 125^\circ\text{C}$ minimum.
 3. Test duration - 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. Subgroup 2 (lead integrity) shall be omitted for package Z.
- c. For moisture resistance and salt atmosphere of subgroups 3 and 5, omit initial conditioning for package Z.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit V_{SS} terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

MIL-M-38510/240A

4.5.2 Life test, burn-in, and voltage stress cooldown procedure. When devices are measured at 25°C following application of the operating life or burn-in test condition, they shall be cooled to 35°C prior to removal of the bias.

4.6 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510, except that the rough handling test shall not apply.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents must specify the following:

- a. Title, number, and date of the specification.
- b. Issue of DODISS to be cited in the solicitation, and if required, the specific issue of individual documents referenced (see 2.1).
- c. Part or Identifying Number (PIN) (see 6.7).
- d. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- e. Requirement for certificate of compliance, if applicable.
- f. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
- g. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.
- h. Requirements for product assurance options.
- i. Requirements for special lead lengths or lead forming, if applicable. Unless otherwise specified, these requirements shall not apply to direct purchase by or direct shipment to the Government.
- j. Requirement for "JAN" marking.

MIL-M-38510/240A

6.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

V _{DD}	- - - - -	Supply voltage, drain
V _{SS}	- - - - -	Common or reference voltage node
V _{BB}	- - - - -	Supply voltage, substrate
V _{CC}	- - - - -	Supply voltage, output buffer
RAS	- - - - -	Row address strobe, input
CAS	- - - - -	Column address strobe, input
WRITE OR WR	- - - - -	Read or write input
D _{IN}	- - - - -	Data-input
D _{OUT}	- - - - -	Data-output
A ₀ through A ₆ , ADDR, or ADRS	- - - - -	Address input
LSB	- - - - -	Least significant address bit
MSB	- - - - -	Most significant address bit
Pat. 1 through 10	- - - - -	Test pattern algorithms

6.4 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish C (see 3.3). Longer lead lengths and lead forming shall not affect the Part or Identifying Number (PIN).

6.5 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

<u>Military device type</u>	<u>Generic-industry type</u>
01 and 04	45H16, 4116, 2117, (200 ns access time)
02 and 05	45H16, 4116, 2117, (250 ns access time)
03	4116, (200 ns access time, page mode operation)

6.6 Handling. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. Input protection circuitry has been designed into the device to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a. Devices should be handled on benches with conductive and grounded surface.
- b. Ground test equipment, tools, and operator.
- c. Do not handle devices by the leads.

- d. Store devices in conductive foam or carriers.
- e. Avoid the use of plastic, rubber, or silk in MOS areas.
- f. Maintain relative humidity above 50 percent, if practical.

6.7 Part or Identifying Number (PIN). The PIN shall be in accordance with MIL-M-38510, and as specified herein.

6.8 Application and operation guidelines.

6.8.1 Initialization. The device requires eight cycles after power up before it will operate properly. Any cycle that performs refresh may be used.

6.8.2 Addressing. Addressing 1 of 16,384(2^{14}) cells requires handling a 14-bit address word. This is accomplished with minimum pin count by multiplexing two 7-bit address fields onto the seven address inputs (A_0 - A_6). The two fields are brought on chip in succession by the high to low transition of the row address information on chip for decoding.

6.8.3 Read operation. When a valid row address is presented to the address inputs, the row address strobe (\overline{RAS}) can fall and thereby clock the row address into the address latches. After a row address hold time (t_{RAH}), the column address can be presented to the device and the column address strobe (\overline{CAS}) can fall to latch the column address onto the chip. The \overline{WRITE} input is held at a logic "1" (high) level. The output is in the high impedance state and will remain in that state until access time. At access time it will turn on and assume the appropriate level ("1" or "0"). A feature referred to as "Gated \overline{CAS} " is simply a delayed internal signal that is gated with the external \overline{CAS} signal which causes the on chip \overline{CAS} clock to occur at a fixed interval after \overline{RAS} . This allows \overline{CAS} to become active (low) any time after row address hold time (t_{RAH}) has been satisfied but before the maximum \overline{RAS} to \overline{CAS} delay time (t_{RCD}) without affecting access time referenced to \overline{RAS} (t_{RAC}). \overline{CAS} can occur later than t_{RCD} maximum without affecting device operation but access time will be controlled exclusively by \overline{CAS} which is access time referenced to \overline{CAS} (t_{CAC}).

6.8.4 Write operation. The same procedure applies for latching the address information on chip that was explained for the read operation. Data can be written into the device in several ways. In all cases, however, writing is accomplished by the falling edge of \overline{CAS} or \overline{WRITE} (while \overline{RAS} is low) whichever occurs latest. Data is latched onto the chip.

- a. Early write - Data in and \overline{WRITE} precede the fall of \overline{CAS} by a setup time (t_{DS} and t_{WCS} , respectively) and remain valid for a hold time (t_{DH} and t_{WCH}). The setup and hold times are with respect to the falling edge of \overline{CAS} . Data out remains in the high impedance state for the entire cycle.
- b. Late write - The fall of \overline{WRITE} occurs after data in and \overline{CAS} by a specified time (\overline{CAS} to \overline{WRITE} delay t_{CWD}). Data in setup and hold times are referenced to the fall of \overline{WRITE} . Data out will contain data from the selected cell at access time. If the fall of \overline{WRITE} occurs prior to the \overline{CAS} to \overline{WRITE} delay limit, the state of the data out pin is indeterminate.

6.8.5 Page mode operation. The 16K dynamic RAM can be operated in the "Page Mode" manner. The is, for each row address issued, several column addresses can be issued before a new row address is required. The sequence calls for issuing a row address strobe followed by a number of column addresses and strobes while holding the row address strobe low. Writing occurs in a normal fashion in relation to \overline{CAS} as was described earlier. The user must adhere to the refresh requirements and the maximum pulse width requirements for the \overline{RAS} clock.

6.8.6 Refresh operations. The basic device constraint is that no cell shall be refreshed at intervals exceeding 1.0 millisecond. There are 128 cells along each row in the storage matrix and there are 128 such rows. A normal read or refresh cycle refreshes 128 cells in a row simultaneously. A row address 128 cycle "burst" every millisecond or a single distributed cycle every 7.812 microsecond at each of the 128 row addresses will accomplish complete memory refreshing. A refresh cycle can be accomplished in two ways. Either a normal read cycle or a "RAS only" cycle will accomplish refresh. The RAS only refresh requires less power than a standard RAS/CAS cycle.

6.9 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

APPENDIX
FUNCTIONAL ALGORITHMS

Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion.

NOTE: Step 1 of all algorithms may be performed initially and if testing is continuous (no dead time exceeding 5 ms between tests), step 1 does not have to be repeated for each algorithm.

PATTERN 1

ADDRESS COMPLEMENT, DATA BACKGROUND = Y-BAR

This pattern produces a checkerboard and its complement in an inter-digitated array. It produces maximum address line noise and checks the decoder dynamic response times. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with background data
- Step 3 - Read entire memory (DATA verification)
- Step 4 - Read minimum address location
- Step 5 - Read maximum address location
- Step 6 - Read location minimum +1
- Step 7 - Read location minimum -1
- Step 8 - Continue incrementing and decrementing from minimum and maximum locations until all locations have been read
- Step 9 - Repeat steps 2 through 8 with complement data

Test time = $3N \times \text{cycle time} + 8 \text{ cycles}$

PATTERN 2

SHIFTING DIAGONAL, INITIAL DATA BACKGROUND = MAJOR DIAGONAL

This pattern is a good test for sense line imbalance and response plus restore noise in addition to multiple selection. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with data background, scan from minimum location to maximum location
- Step 3 - Read data in the memory, scan from maximum location to minimum location
- Step 4 - Repeat steps 2 and 3, each time shifting the diagonal by one until it has occupied every position in the memory (128 load/read scans)
- Step 5 - Repeat steps 2 through 4 with complement data

Test time = $256N \times \text{cycle time} + 8 \text{ cycles}$

PATTERN 3

MARCH DATA, DATA BACKGROUND = ALL "0"

This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with background data
- Step 3 - Read location 0
- Step 4 - Write data complement in location 0
- Step 5 - Read data complement in location 0
- Step 6 - Repeat steps 3 through 5 for all other locations in the memory (sequentially)
- Step 7 - Read data complement at maximum location
- Step 8 - Write data at maximum location
- Step 9 - Read data at maximum location
- Step 10 - Repeat steps 7 through 9 for all other locations in the memory (decrementing from maximum location to minimum location)
- Step 11 - Repeat steps 3 through 10 with data background of all "1"

Test time = $14N \times \text{cycle time} + 8 \text{ cycles}$

PATTERN 4

STATIC REFRESH (PERIPHERY RETENTION)

This pattern tests for periphery retention time by attempting to write after a lengthy pause. This test is performed at 110 C (case) only, and is not used to measure the retention time of the periphery circuits, but to insure that they will hold for at least 5 ms. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with all "0's"
- Step 3 - Read memory all "0's"
- Step 4 - Pause (stop all clocks) 5 ms
- Step 5 - Load memory with all "1's"
- Step 6 - Read memory, all "1's"
- Step 7 - Pause (stop all clocks) 5 ms
- Step 8 - Load memory with all "0's"
- Step 9 - Read memory, all "0's"

Test time = $6N \times \text{cycle time} + 8 \text{ cycles} + 10 \text{ ms}$

PATTERN 5

REFRESH TEST (CELL RETENTION)

This test is used to check the retention time of the memory cells under dynamic conditions. It is done at high temperature only and is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with DATA as shown in the following
- Step 3 - Read entire memory (DATA verification)
- Step 4 - Alternate reading between LOC.63 and LOC.64*
- Step 5 - Read entire memory
- Step 6 - Load memory with DATA
- Step 7 - Repeat steps 3 through 5

PATTERN 5 - Continued

REFRESH TEST (CELL RETENTION)

*Refresh (t_{REF}) = # reads x cycle time

	00000000000000000000000000000000
	0 8K ARRAY 0
	0 0
LOC.63	00000000000000000000000000000000
	11111111111111111111111111111111
LOC.64	11111111111111111111111111111111
	00000000000000000000000000000000
	0 8K ARRAY 0
	0 0
	00000000000000000000000000000000

PATTERN 6

EXTENDED CYCLE TEST (10 μ s), DATA BACKGROUND = X-BAR

This test is used to verify the 10 μ s maximum limit on \overline{RAS} and \overline{CAS} pulse widths. Front and back edge timing is held to normal cycle timing while the cycle is increased to allow 10 μ s of \overline{RAS} and \overline{CAS} active time (low level). It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Write data in location 0
- Step 3 - Read data in location 0
- Step 4 - Repeat steps 2 and 3 for all other locations in the memory (sequentially)
- Step 5 - Repeat steps 2 through 4 with complement data

Test time = $4N \times \text{cycle time} + 8 \text{ cycles}$

PATTERN 7

CONTINUOUS READ, DATA BACKGROUND = X-BAR

This pattern is used to allow the maximum amount of current (I_{CC}) ^{2/} to be drawn from the V_{CC} power supply. It is performed in the following manner with normal cycle timing:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with background data
- Step 3 - Sequentially read entire memory
- Step 4 - Repeat step 3 as many times as necessary to achieve a stabilized current reading

Test time - Undefined

^{2/} Also applies to I_{DD} and I_{BB} currents.

PATTERN 8PAGE MODE, DATA BACKGROUND = ADDRESS PARITY

This pattern checks for device functionality during page mode operation. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with background data, normal cycle timing
- Step 3 - Strobe in row address, hold RAS low
- Step 4 - Write data complement in as many columns as possible for RAS active time of 10 μ s
- Step 5 - Strobe in same row address, hold RAS low
- Step 6 - Read columns just written
- Step 7 - Repeat steps 3 through 6 until all rows and columns have been checked
- Step 8 - Complement background data and repeat steps 2 through 7

PATTERN 9OUTPUT HIGH IMPEDANCE

This test checks for a high impedance state on the output when the device is de-selected. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Load memory with checkerboard, normal cycle
- Step 3 - Hold RAS and CAS high
- Step 4 - Wait 60 ns minimum
- Step 5 - Measure output voltage (tristate voltage) +.2 V
- Step 6 - Measure output voltage (tristate voltage) -.2 V

NOTE 1: Tristate voltage and wait time is dependent on output loading conditions. Using option 2 of figure 6 (switching time test circuit) with $V_m = 4.5$ V dc, tristate voltage shall be tested at $+2.25 \pm .2$ V dc.

PATTERN 10VBUMP/VBOGGLE DATA BACKGROUND = ALL "0" (discharged state)

This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing and reading. It is performed in the following manner:

- Step 1 - Perform 8 pump cycles
- Step 2 - Pause 600 μ s ramping V_{CC} to 4.5 V inhibiting all clocks
- Step 3 - Load memory with background data
- Step 4 - Pause 600 μ s ramping V_{CC} to 5.5 V inhibiting all clocks
- Step 5 - Read memory with background data
- Step 6 - Repeat steps 2 through 5 for background data complement
- Step 7 - Load memory with background data
- Step 8 - Pause 600 μ s ramping V_{CC} to 4.5 V inhibiting all clocks
- Step 9 - Read memory with background data
- Step 10 - Pause 600 μ s ramping V_{CC} to 5.5 V inhibiting all clocks
- Step 11 - Repeat steps 7 through 9 for background data complement

Test time = $(8N + 8) \times \text{cycle time} + 280 \mu\text{s}$

MIL-M-38510/240A

CONCLUDING MATERIAL

Custodians:

Army - ER
Navy - EC
Air Force - 17

Review activities:

Army - AR, MI
Navy - OS, SH, TD
Air Force - 11, 19, 85, 99
DLA - ES

User activities:

Army - SM
Navy - AS, CG, MC

Preparing activity:

Air Force - 17

Agent:

DLA - ES

(Project 5962-1176)