


SR 5015-XXX SR 5015-80 SR 5015-81 SR 5015-133

Quad Static Shift Register

FEATURES

- ☐ COPLAMOS® N Channel Silicon Gate Technology
- ☐ Variable Length—Single Mask Programmable—1 to 134 bits
- ☐ Directly TTL-compatible on all inputs, outputs, and clock
- ☐ Clear function
- ☐ Operation guaranteed from DC to 1.0 MHz
- ☐ Recirculate logic on-chip
- ☐ Single +5.0V power supply
- ☐ Low clock input capacitance
- ☐ 16 pin ceramic DIP Package
- ☐ Pin for Pin replacement for AMI S2182, 83, 85


PIN CONFIGURATION



APPLICATIONS

- □ Memory Buffering
- ☐ Unique Buffering Lengths
- □ Terminals

BLOCK DIAGRAM



General Description

The SMC SR 5015-XXX is a quad static shift register family fabricated using SMC's COPLAMOS® N channel silicon gate process which provides a higher functional density and speed on a monolithic chip than conventional MOS technology. The COPLAMOS® process provides high speed operation, low power dissipation, low clock input capacitance, and single +5 volt power supply operation.

These shift registers can be driven by either T²L circuits or by MOS circuits and provide driving capability to MOS or T²L circuits. This device consists of four separate static shift registers with independent input and output terminals and logic for loading, recirculating or shifting information. The SR 5015-80, SR 5015-81, and SR 5015-133 are respectively 80, 81, and 133 bit quad shift registers.

The recirculate control pin is common for registers A, B, and C. Register D has an independent recirculate control pin as well as a recirculate input pin.

A clear pin has been provided that will cause the shift register to be cleared when the pin is at Vcc. A single T²L clock is required for operation.

The transfer of data into the register is accomplished on the low-to-high transition of the clock with the recirculate control low. For long term data storage the clock may be stopped and held in either logic state. Recirculate occurs when the recirculate control is high. Output data appears on the low-to-high transition of the clock pulse.

Bits 81 and 133 are available for flag storage.

This device has been designed to be used in high speed buffer storage systems and small recirculating memories.

Special custom configurations are achieved via single mask programming in lengths of 1 to 134 bits.


MAXIMUM GUARANTEED RATINGS*

AXIMUM GUARAN I EED HATINGS	0°C to + 70°C
Operating Temperature Range	-55°C to +150°C
Operating Temperature Range Storage Temperature Range Lead Temperature (soldering, 10 sec.)	
Nogative Voltage on any Pin, with respect to ground	tune and and functional

^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


ELECTRICAL CHARACTERISTICS (Ta=0°C to 70°C, Vcc=+5V±5%, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. Characteristics					
NPUT VOLTAGE LEVELS				٧	
Low Level, VIL			0.8	v	
High Level, V⊪	Vcc-1.5		Vcc	v	
OUTPUT VOLTAGE LEVELS					I _{OL} =1.6ma
Low Level, Vol			0.4	V	loн=100μа
High Level, Vон	Vcc-1.5	4.0		•	•
INPUT LEAKAGE CURRENT			1.0	μ a	V _{IN} =V _{CC}
CLOCK, CLEAR			25	pf	
All Other			10	pf	
POWER SUPPLY CURRENT			80	ma	
FOWEN SOLVEY GOTTLE					
A.C. Characteristics					$T_A = +25^{\circ}C$
CLOCK					
PW _H	300			ns ns	
PWι	600	0.00	1.0	μS	
Transition, tr, tr		0.02	1.0	μs MHz	
Repetition Rate, 1/T	0		1.0	ns	
^t Delay	300			113	
INPUT DATA				ns	
to, set-up	100			ns	
tp, hold	200			ns	
PW□	300			113	
OUTPUT DATA			350	ns	
tp, ACC		200	330	115	
RECIRCULATE CONTROL					
tn, set-up	200			ns	
ts, hold	300			ns	
PWR	500			ns	
CLEAR				_	
PWCLEAR	20			μS	



Pin No.	Symbol	Name	Function			
1	A	Input A	Input signal which is either high or low depending on what word is to be loaded into shift register.			
2	RECABC	Recirculate ABC	Input signal when high disconnects inputs from registers and connects outputs to inputs, thus recirculating data. Recirculates only A, B, C outputs.			
3	CLR	Clear	Input signal when high forces outputs to a low state immediately and clears all the registers.			
4	B	Input B	Input signal for B register.			
5	Ов	Output B	Output signal for B register.			
6	GND	GND	Power supply Ground.			
7	Vcc	+5 Volt	5 volt power supply.			
8 9	Oc CLK	Output C Clock Input	Output signal for C register. Input signal which is normally low and pulses high to shift data into the registers. The data is clocked in on low to high edge of clock.			
10	С	Input C	Input signal for C register.			
11	NC	NC				
12	RECD	Recirculate Control D	Input signal which is normally low and, when goes high, disconnects Input D to register and connects Recirculate Input D to register.			
13	D	Input D	Input signal for D register.			
14	O _D	Output D	Output signal for D register.			
15	RID	Recirculate Input D	Input signal which is the input to the D register when Recirculate Control D is high: RECD=1.			
16	O _A	Output A	Output signal for A register.			

APPLICATIONS





Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchase of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.