

420-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

DESCRIPTION

The μ PD16770B is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules.

Because the output dynamic range is as large as $V_{SS2} + 0.1$ V to $V_{DD2} - 0.1$ V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 45 MHz when driving at 2.3 V, this driver is applicable to SXGA + standard TFT-LCD panels.

FEATURES

- CMOS level input (2.3 to 3.6 V)
- 420 Outputs
- Input of 6 bits (gray-scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Logic power supply voltage (V_{DD1}): 2.3 to 3.6 V
- Driver power supply voltage (V_{DD2}): 8.5 ± 0.5 V
- Output dynamic range $V_{SS2} + 0.1$ V to $V_{DD2} - 0.1$ V
- High-speed data transfer: $f_{CLK} = 45$ MHz (internal data transfer speed when operating at $V_{DD1} = 2.3$ V)
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Display data inversion function (capable of controlling by each input port) (POL21, POL22)
- Current consumption control function (LPC, HPC, Bcont)
- Slim chip


ORDERING INFORMATION

Part Number	Package
μ PD16770BN -xxx	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

★ 1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

★ 2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μPD16770BN-xxx: Copper foil surface, Face-up)



Remark This figure does not specify the TCP package.

4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	Description
S ₁ to S ₄₂₀	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₀ to D ₀₅	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). D _{x0} : LSB, D _{x5} : MSB
D ₁₀ to D ₁₅		
D ₂₀ to D ₂₅		
D ₃₀ to D ₃₅		
D ₄₀ to D ₄₅		
D ₅₀ to D ₅₅		
R,/L	Shift direction control input	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R,/L = H: STHR input, S ₁ → S ₄₂₀ , STHL output R,/L = L: STHL input, S ₄₂₀ → S ₁ , STHR output
STHR	Right shift start pulse input/output	These refer to the start pulse I/O pins when driver ICs are connected in cascade. Fetching of display data starts when H is read at the rising edge of CLK. R,/L = H (right shift): STHR input, STHL output R,/L = L (left shift): STHL input, STHR output The start pulse width (H level) for next-level drivers is 1 CLK.
STHL	Left shift start pulse input/output	
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 70 th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. If 72 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L: The S _{2n-1} output uses V ₀ to V ₄ as the reference supply. The S _{2n} output uses V ₅ to V ₉ as the reference supply. POL = H: The S _{2n-1} output uses V ₅ to V ₉ as the reference supply. The S _{2n} output uses V ₀ to V ₄ as the reference supply. S _{2n-1} indicates the odd output: and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge.
POL21, POL22	Data inversion	Data inversion can invert when display data is loaded. POL21, POL22 = H: Data inversion loads display data after inverting it. POL21, POL22 = L: Data inversion does not invert input data. POL21: D ₀₀ to D ₀₅ , D ₁₀ to D ₁₅ , D ₂₀ to D ₂₅ POL22: D ₃₀ to D ₃₅ , D ₄₀ to D ₄₅ , D ₅₀ to D ₅₅
LPC	Low power control input	Controls the write function of the driver section by digitally controlling the bypass current of the output amplifier.
HPC	High power control input	This pin is pulled up to the V _{DD1} power supply inside the IC. Refer to 9. CURRENT CONSUMPTION CONTROL FUNCTION.

(2/2)

Pin Symbol	Pin Name	Description
Bcont	Bias control	This pin can be used to finely control the bias current inside the output amplifier. When this fine-control function is not required, leave this pin open. Refer to 9. CURRENT CONSUMPTION CONTROL FUNCTION.
V ₀ to V ₉	γ-corrected power supplies	Input the γ-corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} - 0.1 V \geq V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 V_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.1 V$
V _{DD1}	Logic power supply	2.3 to 3.6 V
V _{DD2}	Driver power supply	8.5 V ± 0.5 V
V _{SS1}	Logic ground	Grounding
V _{SS2}	Driver ground	Grounding

Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order.

Reverse this sequence to shut down.

2. To stabilize the supply voltage, please be sure to insert a 0.1 μF bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μF is also recommended between the γ-corrected power supply terminals (V₀, V₁, V₂, ..., V₉) and V_{SS2}.

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μ PD16770B incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r62) are designed so that the ratio of LCD panel γ-compensated voltages to $V_{0'}$ to $V_{63'}$ and $V_{0''}$ to $V_{63''}$ is almost equivalent. For the 2 sets of five γ-compensated power supplies, V_0 to V_4 and V_5 to V_9 , respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine gray scale voltage precision is not necessary, there is no need to connect a voltage follower circuit to the γ-compensated power supplies V_1 to V_3 and V_6 to V_8 .

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ-corrected voltages V_0 to V_9 and the input data.

Be sure to maintain the voltage relationships as follows.

$$V_{DD2} - 0.1 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 V_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.1 \text{ V}.$$

Figures 5-2 and 5-3 show the relationship between the input data and the output data and the resistance values of the resistor strings.

Figure 5-1. Relationship between Input Data and γ-corrected Power Supplies






Figure 5-2. Relationship between Input Data and Output Voltage
 $V_{DD2} - 0.1 V \geq V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 V_{DD2}$, POL21, POL22 = L



Data	D _{X5}	D _{X4}	D _{X3}	D _{X2}	D _{X1}	D _{X0}	Output Voltage		m (Ω)
00H	0	0	0	0	0	0	V _{0'}	V ₀	r0 1766
01H	0	0	0	0	0	1	V _{1'}	V ₁ +(V ₀ -V ₁)x	r1 736
02H	0	0	0	0	1	0	V _{2'}	V ₁ +(V ₀ -V ₁)x	r2 566
03H	0	0	0	0	1	1	V _{3'}	V ₁ +(V ₀ -V ₁)x	r3 509
04H	0	0	0	1	0	0	V _{4'}	V ₁ +(V ₀ -V ₁)x	r4 396
05H	0	0	0	1	0	1	V _{5'}	V ₁ +(V ₀ -V ₁)x	r5 340
06H	0	0	0	1	1	0	V _{6'}	V ₁ +(V ₀ -V ₁)x	r6 283
07H	0	0	0	1	1	1	V _{7'}	V ₁ +(V ₀ -V ₁)x	r7 283
08H	0	0	1	0	0	0	V _{8'}	V ₁ +(V ₀ -V ₁)x	r8 226
09H	0	0	1	0	0	1	V _{9'}	V ₁ +(V ₀ -V ₁)x	r9 226
0AH	0	0	1	0	1	0	V _{10'}	V ₁ +(V ₀ -V ₁)x	r10 170
0BH	0	0	1	0	1	1	V _{11'}	V ₁ +(V ₀ -V ₁)x	r11 170
0CH	0	0	1	1	0	0	V _{12'}	V ₁ +(V ₀ -V ₁)x	r12 170
0DH	0	0	1	1	0	1	V _{13'}	V ₁ +(V ₀ -V ₁)x	r13 170
0EH	0	0	1	1	1	0	V _{14'}	V ₁ +(V ₀ -V ₁)x	r14 170
0FH	0	0	1	1	1	1	V _{15'}	V ₁ +(V ₀ -V ₁)x	r15 170
10H	0	1	0	0	0	0	V _{16'}	V ₁	r16 152
11H	0	1	0	0	0	1	V _{17'}	V ₂ +(V ₁ -V ₂)x	r17 152
12H	0	1	0	0	1	0	V _{18'}	V ₂ +(V ₁ -V ₂)x	r18 152
13H	0	1	0	0	1	1	V _{19'}	V ₂ +(V ₁ -V ₂)x	r19 152
14H	0	1	0	1	0	0	V _{20'}	V ₂ +(V ₁ -V ₂)x	r20 152
15H	0	1	0	1	0	1	V _{21'}	V ₂ +(V ₁ -V ₂)x	r21 152
16H	0	1	0	1	1	0	V _{22'}	V ₂ +(V ₁ -V ₂)x	r22 152
17H	0	1	0	1	1	1	V _{23'}	V ₂ +(V ₁ -V ₂)x	r23 152
18H	0	1	1	0	0	0	V _{24'}	V ₂ +(V ₁ -V ₂)x	r24 152
19H	0	1	1	0	0	1	V _{25'}	V ₂ +(V ₁ -V ₂)x	r25 152
1AH	0	1	1	0	1	0	V _{26'}	V ₂ +(V ₁ -V ₂)x	r26 152
1BH	0	1	1	0	1	1	V _{27'}	V ₂ +(V ₁ -V ₂)x	r27 152
1CH	0	1	1	1	0	0	V _{28'}	V ₂ +(V ₁ -V ₂)x	r28 152
1DH	0	1	1	1	0	1	V _{29'}	V ₂ +(V ₁ -V ₂)x	r29 152
1EH	0	1	1	1	1	0	V _{30'}	V ₂ +(V ₁ -V ₂)x	r30 152
1FH	0	1	1	1	1	1	V _{31'}	V ₂ +(V ₁ -V ₂)x	r31 152
20H	1	0	0	0	0	0	V _{32'}	V ₂	r32 156
21H	1	0	0	0	0	1	V _{33'}	V ₃ +(V ₂ -V ₃)x	r33 156
22H	1	0	0	0	1	0	V _{34'}	V ₃ +(V ₂ -V ₃)x	r34 156
23H	1	0	0	0	1	1	V _{35'}	V ₃ +(V ₂ -V ₃)x	r35 156
24H	1	0	0	1	0	0	V _{36'}	V ₃ +(V ₂ -V ₃)x	r36 156
25H	1	0	0	1	0	1	V _{37'}	V ₃ +(V ₂ -V ₃)x	r37 156
26H	1	0	0	1	1	0	V _{38'}	V ₃ +(V ₂ -V ₃)x	r38 156
27H	1	0	0	1	1	1	V _{39'}	V ₃ +(V ₂ -V ₃)x	r39 156
28H	1	0	1	0	0	0	V _{40'}	V ₃ +(V ₂ -V ₃)x	r40 156
29H	1	0	1	0	0	1	V _{41'}	V ₃ +(V ₂ -V ₃)x	r41 156
2AH	1	0	1	0	1	0	V _{42'}	V ₃ +(V ₂ -V ₃)x	r42 156
2BH	1	0	1	0	1	1	V _{43'}	V ₃ +(V ₂ -V ₃)x	r43 156
2CH	1	0	1	1	0	0	V _{44'}	V ₃ +(V ₂ -V ₃)x	r44 156
2DH	1	0	1	1	0	1	V _{45'}	V ₃ +(V ₂ -V ₃)x	r45 156
2EH	1	0	1	1	1	0	V _{46'}	V ₃ +(V ₂ -V ₃)x	r46 156
2FH	1	0	1	1	1	1	V _{47'}	V ₃ +(V ₂ -V ₃)x	r47 156
30H	1	1	0	0	0	0	V _{48'}	V ₃	r48 175
31H	1	1	0	0	0	1	V _{49'}	V ₄ +(V ₃ -V ₄)x	r49 175
32H	1	1	0	0	1	0	V _{50'}	V ₄ +(V ₃ -V ₄)x	r50 175
33H	1	1	0	0	1	1	V _{51'}	V ₄ +(V ₃ -V ₄)x	r51 175
34H	1	1	0	1	0	0	V _{52'}	V ₄ +(V ₃ -V ₄)x	r52 175
35H	1	1	0	1	0	1	V _{53'}	V ₄ +(V ₃ -V ₄)x	r53 232
36H	1	1	0	1	1	0	V _{54'}	V ₄ +(V ₃ -V ₄)x	r54 232
37H	1	1	0	1	1	1	V _{55'}	V ₄ +(V ₃ -V ₄)x	r55 232
38H	1	1	1	0	0	0	V _{56'}	V ₄ +(V ₃ -V ₄)x	r56 232
39H	1	1	1	0	0	1	V _{57'}	V ₄ +(V ₃ -V ₄)x	r57 289
3AH	1	1	1	0	1	0	V _{58'}	V ₄ +(V ₃ -V ₄)x	r58 345
3BH	1	1	1	0	1	1	V _{59'}	V ₄ +(V ₃ -V ₄)x	r59 402
3CH	1	1	1	1	0	0	V _{60'}	V ₄ +(V ₃ -V ₄)x	r60 402
3DH	1	1	1	1	0	1	V _{61'}	V ₄ +(V ₃ -V ₄)x	r61 459
3EH	1	1	1	1	1	0	V _{62'}	V ₄ +(V ₃ -V ₄)x	r62 872
3FH	1	1	1	1	1	1	V _{63'}	V ₄	rtotal 15851

Caution There is no connection between V₄ and V₅ terminal in the chip.

Figure 5-3. Relationship between Input Data and Output Voltage
0.5 V_{DD2} > V₅ > V₆ > V₇ > V₈ > V₉ ≥ V_{SS2} + 0.1 V, POL21, POL22 = L



Data	D _{x5}	D _{x4}	D _{x3}	D _{x2}	D _{x1}	D _{x0}	Output Voltage		m	(Ω)
00H	0	0	0	0	0	0	V ₀ ^H	V ₉	r0	1766
01H	0	0	0	0	0	1	V ₁ ^H	V ₉ +(V ₈ -V ₉)x	r1	736
02H	0	0	0	0	1	0	V ₂ ^H	V ₉ +(V ₈ -V ₉)x	r2	566
03H	0	0	0	0	1	1	V ₃ ^H	V ₉ +(V ₈ -V ₉)x	r3	509
04H	0	0	0	1	0	0	V ₄ ^H	V ₉ +(V ₈ -V ₉)x	r4	396
05H	0	0	0	1	0	1	V ₅ ^H	V ₉ +(V ₈ -V ₉)x	r5	340
06H	0	0	0	1	1	0	V ₆ ^H	V ₉ +(V ₈ -V ₉)x	r6	283
07H	0	0	0	1	1	1	V ₇ ^H	V ₉ +(V ₈ -V ₉)x	r7	283
08H	0	0	1	0	0	0	V ₈ ^H	V ₉ +(V ₈ -V ₉)x	r8	226
09H	0	0	1	0	0	1	V ₉ ^H	V ₉ +(V ₈ -V ₉)x	r9	226
0AH	0	0	1	0	1	0	V ₁₀ ^H	V ₉ +(V ₈ -V ₉)x	r10	170
0BH	0	0	1	0	1	1	V ₁₁ ^H	V ₉ +(V ₈ -V ₉)x	r11	170
0CH	0	0	1	1	0	0	V ₁₂ ^H	V ₉ +(V ₈ -V ₉)x	r12	170
0DH	0	0	1	1	0	1	V ₁₃ ^H	V ₉ +(V ₈ -V ₉)x	r13	170
0EH	0	0	1	1	1	0	V ₁₄ ^H	V ₉ +(V ₈ -V ₉)x	r14	170
0FH	0	0	1	1	1	1	V ₁₅ ^H	V ₉ +(V ₈ -V ₉)x	r15	170
10H	0	1	0	0	0	0	V ₁₆ ^H	V ₈	r16	152
11H	0	1	0	0	0	1	V ₁₇ ^H	V ₈ +(V ₇ -V ₈)x	r17	152
12H	0	1	0	0	1	0	V ₁₈ ^H	V ₈ +(V ₇ -V ₈)x	r18	152
13H	0	1	0	0	1	1	V ₁₉ ^H	V ₈ +(V ₇ -V ₈)x	r19	152
14H	0	1	0	1	0	0	V ₂₀ ^H	V ₈ +(V ₇ -V ₈)x	r20	152
15H	0	1	0	1	0	1	V ₂₁ ^H	V ₈ +(V ₇ -V ₈)x	r21	152
16H	0	1	0	1	1	0	V ₂₂ ^H	V ₈ +(V ₇ -V ₈)x	r22	152
17H	0	1	0	1	1	1	V ₂₃ ^H	V ₈ +(V ₇ -V ₈)x	r23	152
18H	0	1	1	0	0	0	V ₂₄ ^H	V ₈ +(V ₇ -V ₈)x	r24	152
19H	0	1	1	0	0	1	V ₂₅ ^H	V ₈ +(V ₇ -V ₈)x	r25	152
1AH	0	1	1	0	1	0	V ₂₆ ^H	V ₈ +(V ₇ -V ₈)x	r26	152
1BH	0	1	1	0	1	1	V ₂₇ ^H	V ₈ +(V ₇ -V ₈)x	r27	152
1CH	0	1	1	1	0	0	V ₂₈ ^H	V ₈ +(V ₇ -V ₈)x	r28	152
1DH	0	1	1	1	0	1	V ₂₉ ^H	V ₈ +(V ₇ -V ₈)x	r29	152
1EH	0	1	1	1	1	0	V ₃₀ ^H	V ₈ +(V ₇ -V ₈)x	r30	152
1FH	0	1	1	1	1	1	V ₃₁ ^H	V ₈ +(V ₇ -V ₈)x	r31	152
20H	1	0	0	0	0	0	V ₃₂ ^H	V ₇	r32	156
21H	1	0	0	0	0	1	V ₃₃ ^H	V ₇ +(V ₆ -V ₇)x	r33	156
22H	1	0	0	0	1	0	V ₃₄ ^H	V ₇ +(V ₆ -V ₇)x	r34	156
23H	1	0	0	0	1	1	V ₃₅ ^H	V ₇ +(V ₆ -V ₇)x	r35	156
24H	1	0	0	1	0	0	V ₃₆ ^H	V ₇ +(V ₆ -V ₇)x	r36	156
25H	1	0	0	1	0	1	V ₃₇ ^H	V ₇ +(V ₆ -V ₇)x	r37	156
26H	1	0	0	1	1	0	V ₃₈ ^H	V ₇ +(V ₆ -V ₇)x	r38	156
27H	1	0	0	1	1	1	V ₃₉ ^H	V ₇ +(V ₆ -V ₇)x	r39	156
28H	1	0	1	0	0	0	V ₄₀ ^H	V ₇ +(V ₆ -V ₇)x	r40	156
29H	1	0	1	0	0	1	V ₄₁ ^H	V ₇ +(V ₆ -V ₇)x	r41	156
2AH	1	0	1	0	1	0	V ₄₂ ^H	V ₇ +(V ₆ -V ₇)x	r42	156
2BH	1	0	1	0	1	1	V ₄₃ ^H	V ₇ +(V ₆ -V ₇)x	r43	156
2CH	1	0	1	1	0	0	V ₄₄ ^H	V ₇ +(V ₆ -V ₇)x	r44	156
2DH	1	0	1	1	0	1	V ₄₅ ^H	V ₇ +(V ₆ -V ₇)x	r45	156
2EH	1	0	1	1	1	0	V ₄₆ ^H	V ₇ +(V ₆ -V ₇)x	r46	156
2FH	1	0	1	1	1	1	V ₄₇ ^H	V ₇ +(V ₆ -V ₇)x	r47	156
30H	1	1	0	0	0	0	V ₄₈ ^H	V ₆	r48	175
31H	1	1	0	0	0	1	V ₄₉ ^H	V ₆ +(V ₅ -V ₆)x	r49	175
32H	1	1	0	0	1	0	V ₅₀ ^H	V ₆ +(V ₅ -V ₆)x	r50	175
33H	1	1	0	0	1	1	V ₅₁ ^H	V ₆ +(V ₅ -V ₆)x	r51	175
34H	1	1	0	1	0	0	V ₅₂ ^H	V ₆ +(V ₅ -V ₆)x	r52	175
35H	1	1	0	1	0	1	V ₅₃ ^H	V ₆ +(V ₅ -V ₆)x	r53	232
36H	1	1	0	1	1	0	V ₅₄ ^H	V ₆ +(V ₅ -V ₆)x	r54	232
37H	1	1	0	1	1	1	V ₅₅ ^H	V ₆ +(V ₅ -V ₆)x	r55	232
38H	1	1	1	0	0	0	V ₅₆ ^H	V ₆ +(V ₅ -V ₆)x	r56	232
39H	1	1	1	0	0	1	V ₅₇ ^H	V ₆ +(V ₅ -V ₆)x	r57	289
3AH	1	1	1	0	1	0	V ₅₈ ^H	V ₆ +(V ₅ -V ₆)x	r58	345
3BH	1	1	1	0	1	1	V ₅₉ ^H	V ₆ +(V ₅ -V ₆)x	r59	402
3CH	1	1	1	1	0	0	V ₆₀ ^H	V ₆ +(V ₅ -V ₆)x	r60	402
3DH	1	1	1	1	0	1	V ₆₁ ^H	V ₆ +(V ₅ -V ₆)x	r61	459
3EH	1	1	1	1	1	0	V ₆₂ ^H	V ₆ +(V ₅ -V ₆)x	r62	872
3FH	1	1	1	1	1	1	V ₆₃ ^H	V ₅	rtotal	15851

Caution There is no connection between V₄ and V₅ terminal in the chip.

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits × 2 RGBs (6 dots)

Input width: 36 bits (2-pixel data)

R,/L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₄₁₉	S ₄₂₀
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

R,/L = L (Left shift)


Output	S ₁	S ₂	S ₃	S ₄	...	S ₄₁₉	S ₄₂₀
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

POL	S _{2n-1} ^{Note}	S _{2n} ^{Note}
L	V ₀ to V ₄	V ₅ to V ₉
H	V ₅ to V ₉	V ₀ to V ₄

Note S_{2n-1} (Odd output), S_{2n} (Even output)

7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.



8. RELATIONSHIP BETWEEN STB, CLK, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure8-1. Output Circuit Block Diagram





Figure8-2. Output Circuit Timing Waveform



Remarks 1. STB = L: SW1 = ON, STB = H: SW1 = OFF

2. STB = "H" is acknowledged at timing [1].

3. The display data latch is completed at timing [2] and the input voltage ($V_{AMP(IN)}$): gray-scale level voltage) of the output amplifier changes.

9. CURRENT CONSUMPTION CONTROL FUNCTION


The μ PD16770B has a power control function which can switch the bias current of the output amplifier between four levels and a bias control function (Bcont) which can be used to finely control the bias current.

<Power control function (LPC, HPC)>

The bias current of the output amplifier can be switched between four levels using LPC (Low Power Control) pins and HPC (High Power Control) pins.

Power mode	LPC	HPC
High	L	L
Middle	H or Open	L
Normal	L	H or Open
Low	H or Open	H or Open

Following graph shows the relationship between each power modes and bias current.




Remark This relationship is founded on results of simulation and don't assuring a characteristics of this product.

<Bias Current Control Function (Bcont)>

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (V_{SS2}) via an external resistor (R_{EXT}). When not using this function, leave this pin open.

Figure9-1. Bias Current Control Function (Bcont)



Refer to the table below for the percentage of current regulation when using the bias current control function.

Table9-1. Current Consumption Regulation Percentage Compared to Normal Mode

R _{EXT}	Current Consumption Regulation Percentage	
	LPC = L, HPC = H/open	LPC = H/open, HPC = H/open
∞ (Open)	100%	65%
50 kΩ	110%	70%
20 kΩ	115%	80%
10 kΩ	120%	85%

V_{DD1} = 3.3 V
V_{DD2} = 8.7 V

Remark The above current consumption regulation percentages are founded on results of simulation and don't assuring a characteristics of this product.

Caution Because the power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V _{DD1}	-0.5 to +4.0	V
Driver Part Supply Voltage	V _{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	V _{I1}	-0.5 to V _{DD1} + 0.5	V
Driver Part Input Voltage	V _{I2}	-0.5 to V _{DD2} + 0.5	V
Logic Part Output Voltage	V _{O1}	-0.5 to V _{DD1} + 0.5	V
Driver Part Output Voltage	V _{O2}	-0.5 to V _{DD2} + 0.5	V
Operating Ambient Temperature	T _A	-10 to +75	°C
Storage Temperature	T _{stg}	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter/ That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range (T_A = -10 to +75°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V _{DD1}		2.3		3.6	V
Driver Part Supply Voltage	V _{DD2}		8.0	8.5	9.0	V
High-Level Input Voltage	V _{IH}		0.7 V _{DD1}		V _{DD1}	V
Low-Level Input Voltage	V _{IL}		0		0.3 V _{DD1}	V
γ-Corrected Voltage	V ₀ to V ₉		V _{SS2} + 0.1		V _{DD2} - 0.1	V
Driver Part Output Voltage	V _O		V _{SS2} + 0.1		V _{DD2} - 0.1	V
Maximum Clock Frequency	f _{CLK}	V _{DD1} = 2.3 V			45	MHz

Electrical Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.3$ to 3.6 V, $V_{DD2} = 8.5$ V \pm 0.5 V, $V_{SS1} = V_{SS2} = 0$ V, unless otherwise specified, power mode: normal, Bcont = open)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input Leak Current	I_{IL}				± 1.0	μA	
High-Level Output Voltage	V_{OH}	STHR (STHL), $I_{OH} = 0$ mA	$V_{DD1} - 0.1$			V	
Low-Level Output Voltage	V_{OL}	STHR (STHL), $I_{OL} = 0$ mA			0.1	V	
γ -Corrected Supply Current	I_γ	$V_{DD2} = 8.5$ V V_0 to $V_4 =$ V_5 to $V_9 = 4.0$ V	V_0 pin, V_5 pin	126	252	504	μA
			V_4 pin, V_9 pin	-504	-252	-126	μA
Driver Output Current	I_{VOH}	$V_X = 7.0$ V, $V_{OUT} = 6.5$ V ^{Note}			-30	μA	
	I_{VOL}	$V_X = 1.0$ V, $V_{OUT} = 1.5$ V ^{Note}	30			μA	
Output Voltage Deviation	ΔV_O	$T_A = 25^\circ\text{C}$ $V_{DD1} = 3.3$ V, $V_{DD2} = 8.5$ V, $V_{OUT} = 2.0$ V, 4.25 V, 6.5 V		± 7	± 20	mV	
Output swing difference deviation	ΔV_{P-P}			± 2	± 15	mV	
Logic Part Dynamic Current Consumption	I_{DD1}	V_{DD1}		1.0	6.5	mA	
Driver Part Dynamic Current Consumption	I_{DD2}	V_{DD2} , with no load		3.0	6.5	mA	

Note V_X refers to the output voltage of analog output pins S_1 to S_{420} . V_{OUT} refers to the voltage applied to analog output pins S_1 to S_{420} .

- ★ **Cautions**
- $f_{STB} = 64$ kHz, $f_{CLK} = 40$ MHz.
 - The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
 - Refers to the current consumption per driver when cascades are connected under the assumption of SXGA+ single-sided mounting (10 units).

Switching Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.3$ to 3.6 V, $V_{DD2} = 8.5$ V \pm 0.5 V, $V_{SS1} = V_{SS2} = 0$ V, unless otherwise specified, power mode: normal, Bcont = open)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	$C_L = 10$ pF		10	20	ns
	t_{PHL1}			10	20	ns
Driver Output Delay Time	t_{PLH2}	$C_L = 75$ pF, $R_L = 5$ k Ω		2.5	5	μs
	t_{PLH3}			5	8	μs
	t_{PHL2}			2.5	5	μs
	t_{PHL3}			5	8	μs
Input Capacitance	C_{I1}	STHR (STHL) excluded, $T_A = 25^\circ\text{C}$			10	pF
	C_{I2}	STHR (STHL), $T_A = 25^\circ\text{C}$			10	pF

Timing Requirement (T_A = -10 to +75°C, V_{DD1} = 2.3 to 3.6 V, V_{SS1} = 0 V, t_r = t_f = 5.0 ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW _{CLK}		22			ns
Clock Pulse High Period	PW _{CLK(H)}		4			ns
Clock Pulse Low Period	PW _{CLK(L)}		4			ns
Data Setup Time	t _{SETUP1}		4			ns
Data Hold Time	t _{HOLD1}		0			ns
Start Pulse Setup Time	t _{SETUP2}		4			ns
Start Pulse Hold Time	t _{HOLD2}		0			ns
POL21, POL22 Setup Time	t _{SETUP3}		4			ns
POL21, POL22 Hold Time	t _{HOLD3}		0			ns
Start Pulse Low Period	t _{SPL}		1			CLK
STB Pulse Width	PW _{STB}		2			CLK
Last Data Timing	t _{LDT}		2			CLK
CLK-STB Time	t _{CLK-STB}	CLK ↑ → STB ↑	6			ns
STB-CLK Time	t _{STB-CLK}	STB ↑ → CLK ↑	9			ns
Time Between STB and Start Pulse	t _{STB-STH}	STB ↑ → STHR(STHL) ↑	2			CLK
POL-STB Time	t _{POL-STB}	POL ↑ or ↓ → STB ↑	-5			ns
STB-POL Time	t _{STB-POL}	STB ↓ → POL ↓ or ↑	6			ns

Remark Unless otherwise specified, the input level is defined to be V_{IH} = 0.7 V_{DD1}, V_{IL} = 0.3 V_{DD1}.

★ Switching characteristics waveform (R/L = H)
 Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.



11. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the μ PD16770B.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

μPD16770BN-xxx: TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C: heating for 2 to 3 seconds: pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm ² : time 3 to 5 seconds. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm ² : time 30 to 40 seconds. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

[MEMO]

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Semiconductor Device Mounting Technology (C10535E)

- **The information in this document is current as of May, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
 - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
 - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
 - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
 - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
 - NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).