
- Qualification in Accordance With AEC-Q100†
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Buffered Inputs
- Typical Propagation Delay 7 ns at V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  - Standard Outputs ... 10 LSTTL Loads
  - Bus Driver Outputs ... 15 LSTTL Loads
- Extended Temperature Performance of -40°C to 125°C

- Balanced Propagation Delay and Transition Times
- Significant Power Reduction, Compared to LSTTL Logic ICs
- 2-V to 6-V V<sub>CC</sub> Operation
- High Noise Immunity N<sub>IL</sub> or N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5 V
- CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1  $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>



# description/ordering information

The CD74HC08 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates, with the low power consumption of standard CMOS integrated circuits. The device can drive 10 LSTTL loads.

#### **ORDERING INFORMATION**

TA	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC - M	Tape and reel	CD74HC08QM96Q1	HC08Q	

<sup>&</sup>lt;sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Н	Н
L	X	L
Х	L	L

#### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>†</sup> Contact factory for details. Q100 qualification data available on request.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$ ) (see Note 1)	
Output clamp current, $I_{OK}$ ( $V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$ ) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O > -0.5$ or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	180°C/W
Maximum junction temperature, T <sub>J</sub>	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79 \text{ mm})$ from case for 10 s max	300°C
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT	
Vсс	Supply voltage				6	V	
		V <sub>CC</sub> = 2 V	1.5				
٧ıH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V	
		V <sub>C</sub> C = 6 V	4.2				
		V <sub>CC</sub> = 2 V			0.5		
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V	
		V <sub>CC</sub> = 6 V			1.8		
VI	Input voltage		0		VCC	V	
۷o	Output voltage		0		VCC	V	
		V <sub>CC</sub> = 2 V			1000		
Δt/Δν	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns	
		V <sub>CC</sub> = 6 V			400		
TA	Operating free-air temperature		-40		125	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		lo		T <sub>A</sub> = 25°C		;	CD74HC08-Q1		UNIT
PARAMETER			(mA)		MIN	TYP	MAX	MIN	MAX	UNIT
		CMOS loads	-0.02	2 V	1.9			1.9		V
			-0.02	4.5 V	4.4			4.4		
Voн	VI = VIH or VIL		-0.02	6 V	5.9			5.9		
		TTL loads	-4	4.5 V	3.98			3.7		
			-5.2	6 V	5.48			5.2		
	VI = VIH or VIL		0.02	2 V			0.1		0.1	V
			0.02	4.5 V			0.1		0.1	
V <sub>OL</sub>			0.02	6 V			0.1		0.1	
			4	4.5 V			0.26		0.4	
	TTL loads	5.2	6 V			0.26		0.4		
lı	$V_I = V_{CC}$ or GND			6 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND		0	6 V			2		40	μΑ
Ci							10		10	pF

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	FROM	TO CONDITIONS		Vaa	T <sub>A</sub> = 25°C		;	CD74HC08-Q1		UNIT
FARAIVIETER		(OUTPUT)	CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	ONIT	
	A or B	Y	C <sub>L</sub> = 50 pF	2 V			90		135	ns	
<b>.</b> .				4.5 V			18		27		
<sup>t</sup> pd				6 V			15		23		
			C <sub>L</sub> = 15 pF	5 V		7					
		I I — —	2 V			75		110			
t <sub>t</sub>			Y C <sub>L</sub> = 50 pF	4.5 V			15		22	ns	
				6 V			13		19		

# operating characteristics, $T_A = 25^{\circ}C$ , $V_{CC} = 5V$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate (see Note 4)	No load	37	pF


NOTE 4:  $C_{pd}$  is used to determine the dynamic power consumption, per gate.  $P_D = V_{CC}^2 f_I (C_{pd} + C_L)$   $f_I = input frequency$ 

C<sub>L</sub> = output load capacitance

V<sub>CC</sub> = supply voltage



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **8 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated