# **MEMORY**

# CMOS 1 M × 16 BIT FAST PAGE MODE DYNAMIC RAM

# MB8116160A-60/-70

CMOS 1,048,576 × 16 BIT Fast Page Mode Dynamic RAM

#### **■ DESCRIPTION**

The Fujitsu MB8116160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8116160A features a "fast page" mode of operation whereby high-speed random access of up to 256-bits of data within the same row can be selected. The MB8116160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116160A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116160A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116160A are not critical and all inputs are TTL compatible.

### **■ PRODUCT LINE & FEATURES**

Para	meter	MB8116160A-60	MB8116160A-70				
RAS Access Time		60 ns max.	70 ns max.				
Random Cycle Time		110 ns min.	130 ns min.				
Address Access Tim	е	30 ns max. 35 ns max.				30 ns max.	
CAS Access Time		15 ns max.	17 ns max.				
Fast Page Mode Cyc	le Time	40 ns min.	45 ns min.				
Low Power	Operating Current	550 mW max.	495 mW max.				
Dissipation	Standby Current	11 mW max. (LVTTL level)	/ 5.5 mW max. (CMOS level)				

- 1,048,576 words × 16 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 4096 refresh cycles every 65.6ms
- · Self refresh function
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	_	50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **■ PACKAGE**



#### **Package and Ordering Information**

- 42-pin plastic (400mil) SOJ, order as MB8116160A-xxPJ
- 50-pin plastic (400mil) TSOP-II with normal bend leads, order as MB8116160A-xxPFTN




### **■ CAPACITANCE**

 $(T_A=25^{\circ}C, f = 1MHz)$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A11	C <sub>IN1</sub>	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ1 to DQ16	Сра	7	pF

#### **■ PIN ASSIGNMENTS AND DESCRIPTIONS**


# **42-Pin SOJ** (TOP VIEW)



Designator	Function
A <sub>0</sub> to A <sub>11</sub>	Address inputs row : A <sub>0</sub> to A <sub>11</sub> column : A <sub>0</sub> to A <sub>7</sub> refresh : A <sub>0</sub> to A <sub>11</sub>
RAS	Row address strobe
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+5.0 volt power supply
Vss	Circuit ground
N.C.	No connection

#### 50-Pin TSOP

(TOP VIEW) <Normal Bend>



#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	4	Vcc	4.5	5.0	5.5	W	
Supply voltage	1	Vss	0	0	0	V	
Input High Voltage, all inputs	1	ViH	2.4	_	6.5	V	0°C to + 70°C
Input Low Voltage, all inputs*	1	VIL	-3.0	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

#### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0 to A11) are available, the column and row inputs are separately strobed by  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  and  $\overline{\text{RAS}}$  as shown in Figure 1. First, twelve row address bits are input on pins A0-through-A11 and latched with the row address strobe ( $\overline{\text{RAS}}$ ) then, eight column address bits are input and latched with the column address strobe ( $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min) + tr is automatically treated as the column address.

#### **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### **DATA INPUT**

Input data is written into memory in either of three basic ways-an early write cycle, an  $\overline{\text{OE}}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{LCAS}}$  /  $\overline{\text{UCAS}}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1-DQ8 is strobed by  $\overline{\text{LCAS}}$  and DQ9-DQ16 is strobed by  $\overline{\text{UCAS}}$  and the setup/hold times are referenced to each  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  because  $\overline{\text{WE}}$  goes Low before  $\overline{\text{LCAS}}$  /  $\overline{\text{UCAS}}$ . in a delayed write or a read-modify-write cycle,  $\overline{\text{WE}}$  goes Low after  $\overline{\text{LCAS}}$  /  $\overline{\text{UCAS}}$ ; thus, input data is strobed by  $\overline{\text{WE}}$  and all setup/hold times are referenced to the write-enable signa

#### **DATA OUTPUT**

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tRCD is greater than

trcp (max).

taa : from column address input when trad is greater than trad (max).

toea: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa, and trcd (max) is

satisfied.

The data remains valid until either  $\overline{LCAS}$  /  $\overline{UCAS}$  or  $\overline{OE}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 256x16-bits can be accessed and, when multiple MB8116160As are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

### **■ DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.) Note 3

Donomotor	Notes	Cumb al	Condition		Unit				
Parameter	Notes	Symbol	Condition	Min.	Тур.	Max.	Unit		
Output high voltage	1	Vон	lон = −5.0 mA	2.4	_	_	V		
Output low voltage	1	Vol	loL = +4.2 mA	_	_	0.4	V		
Input leakage current (any input)		lı(L)	$0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}};$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V};$ $\text{V}_{\text{SS}} = 0 \text{ V};$ All other pins not under test = 0 V	-10	_	10	μΑ		
Output leakage currer	nt	Icc1 RAS & LCAS, UCAS cycling;		10					
Operating current (Average power	MB8116160A-60	loor	RAS & LCAS, UCAS cycling;			100	mA		
supply current) 2	MB8116160A-70				trc = min		_	90	ША
Standby current (Power supply	TTL level	lcc2	RAS = LCAS, UCAS = Vih			2.0	mA		
current)	CMOS level	ICC2	$\overline{RAS} = \overline{LCAS}, \overline{UCAS} \ge Vcc - 0.2 V$	_	_	1.0	ША		
Refresh current #1 (Average power	MB8116160A-60	l	LCAS, UCAS = V <sub>IH</sub> , RAS cycling;			100	<b></b> Λ		
supply current) 2	MB8116160A-70	Іссз	trc = min	_	_	90	mA		
Fast Page Mode	MB8116160A-60	1	RAS = V <sub>IL</sub> , LCAS, UCAS cycling;		90	<b>~</b> ^			
Current 2	MB8116160A-70	lcc4	tpc = min	_	_	80	mA		
Refresh current #2 (Average power	MB8116160A-60		RAS cycling;			90	^		
supply current) 2	MB8116160A-70	- Iccs	CAS-before-RAS; trc = min		_	80	mA		
Refresh current #3	MB8116160A-60		RAS = VIL, CAS = VIL			4000			
(Average power supply current)	MB8116160A-70	lcc <sub>9</sub>	Self refresh; trass = min	_	_	1000	μΑ		

### **■** AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NI.	Donomoton	Notes	Comple	MB8116	160A-60	MB8116	160A-70	I India
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		<b>t</b> REF	_	65.6	_	65.6	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	110	_	130	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	174	_	ns
4	Access Time from RAS	6, 9	<b>t</b> rac	_	60	_	70	ns
5	Access Time from CAS	7, 9	<b>t</b> cac	_	15	_	17	ns
6	Column Address Access Time	8, 9	<b>t</b> AA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Time	!	ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	10	<b>t</b> off	_	15	_	17	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	40	_	50	_	ns
12	RAS Pulse Width		<b>t</b> ras	60	100000	70	100000	ns
13	RAS Hold Time		<b>t</b> rsh	15	_	17	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	5	_	5	_	ns
15	RAS to CAS Delay Time	11, 12	<b>t</b> RCD	20	45	20	53	ns
16	CAS Pulse Width		<b>t</b> cas	15	_	17	_	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	19	<b>t</b> CPN	10	_	10	_	ns
19	Row Address Set Up Time		<b>t</b> asr	0	_	0	_	ns
20	Row Address Hold Time		<b>t</b> rah	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		<b>t</b> CAH	15	_	15	_	ns
23	Column Address Hold Time from	RAS	<b>t</b> ar	35	_	35	_	ns
24	RAS to Column Address Delay Time	13	<b>t</b> RAD	15	30	15	35	ns
25	Column Address to RAS Lead Tin	ne	<b>t</b> ral	30	_	35	_	ns
26	Column Address to CAS Lead Tin	ne	<b>t</b> CAL	30	_	35	_	ns
27	Read Command Set Up Time		<b>t</b> RCS	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	14	<b>t</b> rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	14	<b>t</b> RCH	0	_	0	_	ns
30	Write Command Set Up Time	15, 20	twcs	0	_	0	_	ns
31	Write Command Hold Time		<b>t</b> wcH	15	_	15	_	ns


### ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NI-	Doromotor Notes	Cumbal	MB8116	3160A-60	MB8116	160A-70	l lm!4
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Write Hold Time from RAS	twcr	35	_	35	_	ns
33	WE Pulse Width	twp	15	_	15	_	ns
34	Write Command to RAS Lead Time	<b>t</b> RWL	15	_	17	_	ns
35	Write Command to CAS Lead Time	tcwL	15	_	17	_	ns
36	DIN Set Up Time	<b>t</b> DS	0	_	0	_	ns
37	DIN Hold Time	<b>t</b> DH	15	_	15	_	ns
38	Data Hold Time from RAS	<b>t</b> DHR	35		35		ns
39	RAS to WE Delay Time 20	<b>t</b> RWD	80	_	92	_	ns
40	CAS to WE Delay Time 20	tcwd	35	_	39	_	ns
41	Column Address to WE Lead Time	<b>t</b> awd	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	5	_	5	_	ns
43	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	tcsr	0	_	0	_	ns
44	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	<b>t</b> chr	10	_	12	_	ns
45	Access Time from OE	<b>t</b> oea	_	15	_	17	ns
46	Output Buffer Turn Off Delay from OE	toez	_	15	_	17	ns
47	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
48	OE Hold Time Referenced to WE	tоен	5	_	5	_	ns
49	OE to Data In Delay Time	toed	15	_	17	_	ns
50	CAS to Data In Delay Time	tcdd	15	_	17	_	ns
51	DIN to CAS Delay Time 17	<b>t</b> dzc	0	_	0	_	ns
52	DIN to OE Delay Time 17	<b>t</b> DZO	0	_	0	_	ns
60	Fast Page Mode RAS Pulse width	tRASP	_	100000	_	100000	ns
61	Fast Page Mode Read/WriteCycle Time	<b>t</b> PC	40	_	45	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	80	_	89	_	ns
63	Access Time from CAS Precharge  9, 18	<b>t</b> CPA	_	35	_	40	ns
64	Fast Page Mode CAS Precharge Time	<b>t</b> CP	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time	tcpwd	55	_	62	_	ns

#### Notes: 1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
  - Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ . Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .
  - Icc2 is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ .
- An initial pause (RAS = CAS = V<sub>H</sub>) of 200μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume  $t_T = 5$  ns.
- 5. V<sub>H</sub> (min) and V<sub>L</sub> (max) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>H</sub> (min) and V<sub>L</sub> (max).
- 6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- 7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$ , access time is  $t_{CAC}$ .
- 8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA} t_{CAC} t_{T}$ , access time is  $t_{AA}$ .
- 9. Measured with a load equivalent to two TTL loads and 50 pF.
- 10. toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trod (max) limit ensures that trac (max) can be met. trod (max) is specified as a reference point only; if trod is greater than the specified trod (max) limit, access time is controlled exclusively by trac or trad.
- 12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) + 2  $t_{T}$  +  $t_{ASC}$  (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twos < twos (min).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 19. Assumes that <del>CAS</del>-before-<del>RAS</del> refresh.
- 20. twcs, tcwb, trwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state through-out the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), tawb ≥ trwb (min) and tcpwb ≥ tcpwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwb, tcwb, and trab specifications.




### **■ FUNCTIONAL TRUTH TABLE**

		Clock Input				Add	ress	Input/Output Data					
<b>Operation Mode</b>	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	DQ₁ t	o DQ8	DQ9 t	o DQ16	Refresh	Note
	KAS	LUAS	UCAS	VVE	OE	KUW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Χ	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes*	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept.

X; "H" or "L"

<sup>\*;</sup> It is impossible in Fast Page Mode.



#### **DESCRIPTION**


To implement a read operation, a valid address is latched by the RAS and LCAS or UCAS address strobes and with WE set to a High level and  $\overline{\text{OE}}$  set to a low level, the output is valid once the memory access time has elapsed.  $\overline{\text{LCAS}}$  controls the input/output data on DQ1-DQ8 pins, UCAS controls one on DQ8-DQ16 pins. The access time is determined by RAS(trac), LCAS/UCAS(tcac), OE(toEA) or column addresses (tAA) under the following conditions:

If  $t_{RCD} > t_{RCD}$  (max), access time =  $t_{CAC}$ .


If  $t_{RAD} > t_{RAD}$  (max), access time =  $t_{AA}$ .


If  $\overline{OE}$  is brought Low after trac, tcac, or taa(whichever occurs later), access time = toea.

However, if either LCAS / UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.




A write cycle is similar to a read cycle except WE is set to a Low state and  $\overline{\text{OE}}$  is an "H" or "L" signal. A write cycle can be implemented in either of three ways - early write, delayed write, or read-modify-write. During all write cycles, timing parameters truck, towk, tral and toal must be satisfied. In the early write cycle shown above two satisfied, data on the DQ pins are latched with the falling edge of LCAS or UCAS and written into memory.








#### **DESCRIPTION**


The read-modify-write cycle is executed by changing  $\overline{\text{WE}}$  from High to Low after the data appears on the DQ pins. In the read-modify-write cycle,  $\overline{\text{OE}}$  must be changed from Low to High after the memory access time.













Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



#### **DESCRIPTION**

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  and cycling  $\overline{\text{RAS}}$ . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability.



#### DESCRIPTION

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{CAS}$ -before- $\overline{RAS}$  refresh circuitry. If, a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle  $\overline{CAS}$  makes a transition from High to Low while  $\overline{RAS}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A11 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A7 are defined by latching levels on A0-A7 at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

### (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8116	160A-60	MB8116	6160A-70	Unit
140.	i arameter	Syllibol	Min.	Max.	Min. Max.		Oilit
90	Access Time from CAS	<b>t</b> FCAC	_	50	_	55	ns
91	Column Address Hold Time	<b>t</b> FCAH	35	_	35	_	ns
92	CAS to WE Delay Time	<b>t</b> FCWD	70		77	_	ns
93	CAS Pulse Width	<b>t</b> FCAS	90	_	99	_	ns
94	RAS Hold Time	<b>t</b> FRSH	90	_	99	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



### (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8116	160A-60	MB8110	Unit	
140.	i didilietei	Symbol	Min.	Max.	Min.	Max.	Ollit
100	CAS Pulse Width	<b>t</b> RASS	100	_	100	_	μs
101	RAS Precharge Time	<b>t</b> RPS	110	_	125	_	ns
102	CAS Hold Time	<b>t</b> chs	-50	_	-50	_	ns

Note: Assumes self refresh cycle only

#### **DESCRIPTION**

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator. If  $\overline{CAS}$  goes to "L" before  $\overline{RAS}$  goes to "L" (CBR) and the condition of  $\overline{CAS}$  "L" and  $\overline{RAS}$  "L" is kept for term of trans (more than 100  $\mu$ s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " $\overline{RAS}$  = L" and " $\overline{CAS}$  = L".


Exit from self refresh cycle is performed by togging RAS and CAS to "H" with specified tcHs min.. In this time, RAS must be kept "H" with specified tRPS min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- 1) In the case that distributed CBR refresh are operated between read/write cycles
  Self refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tree max..
- 2) In the case that burst CBR refresh or distributed burst RAS-only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst RAS-only refresh must be executed before and after Self refresh cycles.



\* read/write operation can be performed non refresh time within t<sub>NS</sub> or t<sub>SN</sub>.


### **■ PACKAGE DIMENSIONS**

(Suffix: -PJ)



### **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PFTN)



### **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0

Fax: (06103) 690-0

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9703

© FUJITSU LIMITED Printed in Japan