



16-BIT MONOLITHIC TRACKING RESOLVER-TO-DIGITAL CONVERTER

DESCRIPTION

The RDC-19220/2S is a low-cost versatile state-of-the-art 16-bit monolithic Resolver-to-Digital Converter. This single chip converter offers programmable features such as resolution, bandwidth and velocity output scaling.

Resolution programming allows selection of 10, 12, 14, or 16 bits, with accuracies to 2.3 minutes. This feature combines the high tracking rate of a 10-bit converter with the precision and low-speed velocity resolution of a 16-bit converter in one package.

The internal Synthesized Reference section eliminates errors due to quadrature voltage. Previously, a 6 degree phase shift caused problems for a 16-bit converter. The synthesized reference capability ensures operation with a phase shift up to 45 degrees.

The velocity output (VEL) from the RDC-19220/2S, which can be used to replace a tachometer, is a 4 V signal referenced to ground. The full-scale value of VEL is set by the user with a single resistor.

RDC-19220/2S converter is available with operating temperature ranges of 0° to +70°C, -40° to +85°C, and -55° to +125°C.

APPLICATIONS

With its low cost, small size, high accuracy, and versatile performance, the RDC-19220/2S converter is ideal for use in modern high performance industrial control systems. Typical applications include motor control, radar antenna positioning, machine tool control, robotics, and process control.

FEATURES

- Accuracy up to 2.3 Arc Minutes
- Internal Synthesized Reference
- +5 Volt Only Option
- Programmable:
 - Resolution: 10-, 12-, 14-, or 16-Bit
 - Bandwidth
 - Tracking
- Differential Resolver Input Mode
- Velocity Output Eliminates Tachometer
- Built-In-Test (BIT) Output, No 180° Hangup
- -55° to +125°C Operating Temperature




FIGURE 1. RDC-19220/2S BLOCK DIAGRAM

© 1999 Data Device Corporation

TABLE 1. RDC-19220/2S SPECIFICATIONS
These specs apply over the rated power supply, temperature, and
reference frequency ranges; and 15% signal amplitude variation &
10% harmonic distortion.

	·	
PARAMETER	UNIT	VALUE
resolution	Bits	10, 12, 14, or 16 (note 1 & 2)
FREQUENCY RANGE	Hz	47-1k(note 4) 1k - 4k 4k - 10k
ACCURACY -XX2	Min	4 +1 LSB 4 +1 LSB 5 +1 LSB
-XX3 (note 3)	Min	2 +1 LSB 2 +1 LSB 3 +1 LSB
REPEATABILITY	LSB	±1 ±1 ±2
DIFFERENTIAL LINEARITY	LSB	±1 ±1 ±2
REFERENCE		(+REF, -REF)
Туре		Differential
Voltage: differential	l v	±10 max
single ended	Ιv	±5 max
overload	ĺv	±25 continuous 100 transient
Frequency	Hz	DC to 10,000
Input Impedance	Ohm	10M min //20 pf
• •		·
SIGNAL INPUT		(+S, -S, SIN, +C, -C, COS)
Туре		Resolver, differential,
l	l	groundbased
Voltage: operating	Vrms	2 ±15%
overload	\ \V	±25 continuous
Input Impedance	Ohm	10M min //10 pf.
REFERENCE		(note 5)
±Sig/Ref Phase Shift	deg	45 max from 400 Hz to 10 kHz
DIGITAL INPUT/OUTPUT	ٽ ا	
		TTI /CMOS compatible
Logic Type Inputs		TTL/CMOS compatible Logic 0 = 0.8 V max.
		Logic 0 = 0.8 V max.
		Loading=10 µA max P.U. current
		source to +5 V //5 pF max.
		CMOS transient protected
Inhibit (INH)		Logic 0 inhibits; Data stable
,		within 0.1 μS
Enable Bits 1 to 8 (EM)		Logic 0 enables; Data stable
Enable Bits 9 10 16 (EL)		within 150 nS
		Logic 1 = High Impedance
		Data High Z within 100 nS
Resolution and Mode		
Control (A & B)		Mode B A Resolution
(see notes 1 and 2)		Resolver 0 0 10 bits
		" 0 1 12 bits
		I 0 14 bits
		" I I Ib bits
		LVDT -5 V 0 8 bits
		" 0 -5 V 10 bits " 1 -5 V 12 bits
Outputs		-5 v -5 v 14 bits
Parallel Data (1-16)		10, 12, 14 or 16 parallel lines;
Taraner Data (T-10)		natural binary angle positive
		logic (see note 2)
Converter Busy (CB)		0.25 to 0.75 µs positive pulse
		leading edge initiates counter
		update.
Nickey, 4 Devisor of the letter		l '
Notes: 1. Unused data bits are se	et to log	IC "U."

. Total	Notes:	1. Unused	data	bits	are	set	to	logic	"0.
	Notes:	1. Unused	data	bits	are	set	to	logic	"0.

TABLE 1. RDC-19220/2S SPECIFICATIONS (CONTINUED)						
PARAMETER	UNIT		VALI		_,	
	CIVIT		VAL	<i>-</i> L		
Outputs (continued) Built-in-Test (BIT)		Logic 0 for BIT condition. ±100 LSBs of error with a filter of 500 μS total, Loss-of-Signal (LOS) less than 500 mV, or Loss-of- Reference (LOR) less than 500 mV				
Drive Capability		50 pF+ Logic 0; 1 0.4 V ma: Logic 1; 1: at 2.8 V Logic 0; 10 CMOS Logic 1; +: min driving pF max	x. 0 TTL load min 00 mV ma 5 V supply g CMOS	ds, -0.4 m x driving r minus 1 High Z; 1	00 mV 0 uA //5	
DYNAMIC CHARACTERISTICS		(at	maximum	bandwid	th)	
Resolution Tracking Rate-min(note 6) Bandwidth(Closed Loop) Max Ka A1 A2 A B Acceleration (1 LSB lag) Settling Time(179° step)	bits rps Hz 1/sec ² 1/sec 1/sec 1/sec deg/s ² msec	10 1152 1200 5.7M 19.5 295k 2400 1200 2M 2	288 1200 5.7M 19.5 295k 2400 1200 500k 8	14 72 600 1.4M 4.9 295k 1200 600 30k 20	16 18 300 360k 1.2 295k 600 300 2k 50	
VELOCITY CHARACTERISTICS Polarity Voltage Range(Full Scale) Scale Factor Error Scale Factor TC Reversal Error Linearity Zero Offset Zero Offset Load Noise	V % PPM/C % mv μV/C kΩ Vp/V	Positive for increasing angle ±4 (at nominal ps) 10 typ 20 max 100 typ 2000 max 0.75 typ 1.3 max 0.25 typ 0.50 max 5 typ 10 max 15 typ 30 max 8 max				
POWER SUPPLIES Nominal Voltage Voltage Range Max Volt. w/o Damage Current	V % V mA	(note 6 an +5 -5 ±5 ±5 +7 -7 14 typ, 22	,	h)		
TEMPERATURE RANGE Operating -30X -20X -10X	ů ů ů ů	0 to +70 -40 to +85 -55 to +12				
Storage -30X or -20X -10X	°C °C	-40 to +85 -65 to +15				
PHYSICAL CHARACTERISTICS Size: 40-pin DDIP 44-pin J-lead	in (mm) in (mm)	2.0 x 0.6 x 0.690 squa	are (17.52	6)		
Weight: 40-pin DDIP 44-pin J-lead	oz (g) oz (g)	0.2	lastic 21 (5.95) 8 (2.27)	Cera 0.24 0.064	(6.80)	

Unused data bits are set to logic "0."
 In LVDT mode, bit 16 is LSB for 14-bit resolution or bit 12 is LSB for 10-bit resolution
 Accuracy in LVDT mode is 0.15% + 1 LSB of full scale.
 If the frequency is between 47Hz and 1kHz, then there may be 1 LSB of jitter at quadrant boundaries.
 The maximum phase shift tolerance will degrade linearly from 45 degrades at 400 Hz.

from 45 degrees at 400 Hz to 30 degrees at 60 Hz. 6. See text, General Setup Considerations.

^{7.} When using internally generated -5V the supply range can be as low as -20% (or -4V).

THEORY OF OPERATION

The RDC-19220/2S series of converter is a single CMOS custom monolithic chip. It is implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high-performance tracking resolver-to-digital converter. For user flexibility and convenience, the converter bandwidth, dynamics, and velocity scaling are externally set with passive components.

Figure 1 is the Functional Block Diagram of RDC-19220/2S. The converter operates with ± 5 V dc power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of two main sections; a converter and a digital interface. The converter front-end consists of sine and cosine differential input amplifiers. These inputs are protected to ± 25 V with 2 k Ω resistors and diode clamps to the ± 5 V dc supplies. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 16-bit digital angle ϕ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SIN θ COS ϕ - COS θ SIN ϕ = SIN(θ - ϕ) using amplifiers, switches, logic and capacitors in precision ratios.

Note: The transfer function of the CT is normally trigonometric, but in LVDT mode the transfer function is triangular (linear) and could thereby convert any linear transducer output.

The converter accuracy is limited by the precision of the computing elements in the CT. In this converter ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate (67 kHz) to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage-controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which, together with the velocity integrator, forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to

reduce the gain and ripple at the carrier frequency and above. The settings of the various error processor gains and break frequencies are done with external resistors and capacitors so that the converter loop dynamics can be easily controlled by the user.

TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its Transfer Function Block Diagrams and its Bode Plots (open and closed loop). These are shown in FIGURES 2, 3, and 4.

The open loop transfer function is as follows:

Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient and $A^2 = A_1A_2$ and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod with 2 Vrms input)
- Integrator gain = $\frac{C_SF_S}{1.1C_{BW}}$ volts per second per volt
- VCO Gain = $\frac{1}{1.25 \text{ R}_{\text{v}}\text{C}_{\text{vco}}}$ LSBs per second per volt

where: $C_s = 10 pF$


 F_s = 70 kHz when R_s = 30 $k\Omega$

 $F_s = 100 \text{ kHz when } R_s = 20 \text{ k}\Omega$

 $F_s = 125 \text{ kHz when } R_s = 15 \text{ k}\Omega$

 $C_{vco} = 50 pF$

 $R_{V},\,R_{B},\,\text{and}\,\,C_{BW}$ are selected by the user to set velocity scaling and bandwidth.



GENERAL SETUP CONDITIONS

DDC has external component selection software which considers all the criteria below and, in a simple fashion, asks the key parameters (carrier frequency, resolution, bandwidth, and tracking rate) to derive the external component values.

The following recommendations should be considered when installing the RDC-19220/2S R/D converter:

- 1) When setting the bandwidth (BW) and Tracking Rate (TR) (selecting five external components), the system requirements need to be considered. For the greatest noise immunity, select the minimum BW and TR the system will allow.
- 2) Power supplies are $\pm 5V$ dc. For lowest noise performance it is recommended that a $0.1\mu F$ or larger cap be connected from each supply to ground near the converter package.
- 3) Resolver inputs and velocity output are referenced to AGND. This pin should be connected to GND near the converter package. Digital currents flowing through ground will not disturb the analog signals.
- 4) The BIT output, which is active low, is activated by an error of approximately 100 LSBs. During normal operation, for step inputs or on power up, a large error can exist.
- 5) Setup of bandwidth and velocity scaling for the optimized critically damped case should proceed as follows:
 - Select the desired $f_{\mbox{\footnotesize{BW}}}$ (closed loop), based on overall system dynamics.
 - Select fcarrier ≥ 3.5 f_{BW}
 - Compute $R_v = 55 \text{ k}\Omega \text{ x} \frac{\left\{ \text{For the converter max tracking rate value, see the row indicated in TABLE 3.} \right\}}{\text{Application max rate}}$

- Compute
$$C_{BW}$$
 (pF) = $\frac{3.2 \times F_{S} (Hz) \times 10^{8}}{R_{V \times} (f_{BW})^{2}}$

- Where F
$$_S$$
 = $~70$ kHz for R $_S$ = 30 k Ω $$100$ kHz for R $_S$ = 20 k Ω $$125$ kHz for R $_S$ = 15 k Ω

- Compute
$$R_B = \frac{0.9}{C_{BW} \times f_{BW}}$$

6) Selecting a f_{BW} that is too low relative to the maximum application tracking rate can create a spin-around condition in which the converter never settles. The relationship to insure against spin-around is as follows (TABLE 2.):

TABLE 2. TRACKING/BW RELATIONSHIP							
RPS (MAX)/BW RESOLUTION							
1	10						
0.50	12						
0.25	14						
0.125	16						





FIGURE 3. TRANSFER FUNCTION BLOCK DIAGRAM #2



7) RDC-19222 package only:

When using the built-in -5 V inverter: connect pin 2 to 26, pin 17 to 22, a 10 μ F/10 Vdc capacitor from pin 23 (negative terminal) to pin 25 (positive terminal), and a 47 μ F/10 Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.

When using the built-in -5 V inverter, the maximum tracking rate should be scaled for a velocity output of 3.5 V max. Use the following equation to determine tracking rate used in the formula on page 4:

$$\frac{\text{TR (required) x (4.0)}}{(3.5)}$$
 = Tracking rate used in calculation

Note: When using the highest BW and Tracking Rates, use of the -5 V inverter is not recommended.

HIGHER TRACKING RATES AND CARRIER FREQUENCIES

Tracking rate (nominally 4 V) is limited by two factors: velocity voltage saturation and maximum internal clock rate (nominally 1,333,333 Hz). An understanding of their interaction is essential to extending performance.

The General Setup Considerations section makes note of the selection of Rv for the desired velocity scaling. Rv is the input resistor to an inverting integrator with a 50 pF nominal feedback capacitor. When it integrates to -1.25 V, the converter counts up 1 LSB and when it integrates to +1.25 V, the converter counts down 1 LSB. When a count is taken, a charge is dumped on the capacitor such that the voltage on it changes 1.25 V in a direction to bring it to 0 V. The output counts per second per volt input is therefore:

$$\frac{1}{(R_V \times 50 \text{ pF} \times 1.25)}$$

As an example:


Calculate Rv for the maximum counting rate, at a VEL voltage of 4 V.

For a 12-bit converter there are 2^{12} or 4096 counts per rotation. 1,333,333/4096 = 325 rotations per second or 333,333 counts per second per volt.

$$R_V = \frac{1}{(333,333 \times 50 \text{ pF} \times 1.25)} = 48 \text{k Ohms}$$

The maximum rate capability of the RDC-19220/2S is set by R_S.

When $R_S=30\ kHz$ it is nominally 1,333,333 counts/second, which equates to 325 rps (rotations per second). This is the absolute maximum; it is recommended to only run at < 90% of this rate (as given in Table 3), therefore the minimum R_V will be limited to 55 kOhms.



	a			·	
)	10	12	14	16
30k or open*	30 k	10	10	5	5

^{*}The use of a high quality thin-film resistor will provide better temperature stability than leaving open.

TABLE 5. TRANSFORMERS								
INPUT SIGNAL TYPE	INPUT VOLTAGE (VRMS)	PART NUMBER	FIGURE NUMBER					
Synchro	11.8	400	52034	5A				
Synchro	90	400	52035	5A				
Resolver	11.8	400	52036	5B				
Resolver	26	400	52037	5B				
Resolver	90	400	52038	5B				
Reference	Reference	400	B-426*	5C				
Synchro	Synchro	60	52039**	5D				
Reference	Reference	60	24133**	5D				

^{*} Beta Transformer Technology Corporation Part Number
** 60 Hz synchro transformers are active (require ±15V dc power supplies) and are available in two
temperature ranges; -1: -55° to +125° and -3: 0° to 70°.




FIGURE 5A. TRANSFORMER LAYOUT AND SCHEMATIC (SYNCHRO INPUT - 52034/52035)




FIGURE 5B. TRANSFORMER LAYOUT AND SCHEMATIC (RESOLVER INPUT - 52036/52037/52038)





FIGURE 5C. TRANSFORMER LAYOUT AND SCHEMATIC (REFERENCE INPUT - B-426)



The mechanical outline is the same for the synchro input transformer (52039) and the reference input transformer (24133), except for the pins. Pins for the reference transformer are shown in parenthesis (). An asterisk * indicates that the pin is omitted.

FIGURE 5D. 60 HZ SYNCHRO AND REFERENCE TRANSFORMER DIAGRAMS (SYNCHRO INPUT - 52039 / REFERENCE INPUT - 24133)




FIGURE 6. TYPICAL TRANSFORMER CONNECTIONS

TYPICAL INPUTS

FIGURES 7 through 9 illustrate typical input configurations





FIGURE 7. TYPICAL CONNECTIONS, 2 VOLT RESOLVER, DIRECT INPUT




$$\frac{R2}{R1 + R2} = \frac{2}{X \text{ Volt}}$$

R1 + R2 should not load the Resolver too much; it is recommended that R2 = 10k.

R1 + R2 Ratio Errors will result in Angular Errors, 2 cycle, 0.1% Ratio Error = 0.029° Peak Error.

FIGURE 8. TYPICAL CONNECTIONS, X-VOLT RESOLVER, DIRECT INPUT




 $\frac{Ri}{Rf}$ X 2 Vrms = Resolver L-L rms voltage

 $Rf \ge 6 k\Omega$


S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to GND at the converter.

FIGURE 9A. DIFFERENTIAL RESOLVER INPUT



S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to GND at the converter. For DDC-49530: Ri = $70.8~k\Omega$, 11.8~V input, synchro or resolver. For DDC-49590: Ri = $270~k\Omega$, 90~V input, synchro or resolver. Maximum addition error is 1 minute.

FIGURE 9B. DIFFERENTIAL RESOLVER INPUT, USING DDC-49530 (11.8 V) OR DDC-49590 (90 V)




 $\frac{Ri}{Rf}$ X 2 Vrms = Resolver L-L rms voltage

 $Rf \ge 6 k\Omega$

S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded, In both cases the shield should be tied to GND at the converter.

FIGURE 9C. SYNCHRO INPUT



S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded, In both cases the shield should be tied to GND at the converter. 90 V input = DDC-49590: Ri = 270 k Ω , 90 V input, synchro or resolver. 11.8 V input = DDC-49530: Ri = 70.8 k Ω , 11.8 V input, synchro or resolver. Maximum addition error is 1 minute.

FIGURE 9D. SYNCHRO INPUT, USING DDC-49530 (11.8 V) OR DDC-49590 (90 V)

DC INPUTS

As noted in TABLE 1 the RDC-19220/2S will accept dc inputs. It is necessary to set the REF input to dc by tying +REF to +5 V and -REF to GND or -5 \lor . (With dc inputs, the converter will function from 0 to 180° and \overrightarrow{BIT} will remain a logic 0.)

VELOCITY TRIMMING

RDC-19220/2S specifications for velocity scaling, reversal error, and offset are contained in TABLE 1. Velocity scaling and offset are externally trimmable for applications requiring tighter specifications than those available from the standard unit. FIGURE 10 shows the setup for trimming these parameters with external potentiometers. It should also be noted that when the resolution is changed, VEL Scaling is also changed. Since the VEL output is from an integrator with capacitor feedback, the VEL voltage cannot change instantaneously. Therefore, when changing resolution while moving, there will be a transient with a magnitude proportional to the velocity and a duration determined by the converter bandwidth.




FIGURE 10. VELOCITY TRIMMING

SYNTHESIZED REFERENCE

The synthesized reference section of the RDC-19220/2S eliminates errors caused by quadrature voltage which is due to a phase shift between the reference and the signal lines. Quadrature voltages in a resolver or synchro are by definition the resulting 90° fundamental signal in the nulled out error voltage (e) in the converter. Due to the inductive nature of synchros and resolvers, their signals lead the reference signal (RH and RL) by about 6°.

When an uncompensated reference signal is used to demodulate the control transformer's output, quadrature voltages are not completely eliminated. As shown in FIGURE 1, the converter synthesizes its own $COS(\omega t + \alpha)$ reference signal from the SIN θ $COS(\omega t + \alpha)$, COS $\theta - COS(\omega t + \theta)$ signal inputs and from the COS ω t reference input. The phase angle of the synthesized reference is determined by the signal input. The reference input is used to choose between the +180° and -180° phases. The synthesized reference will always be exactly in phase with the signal input, and quadrature errors will therefore be reduced. The synthesized reference circuit also eliminates the 180° false error null hang up.

Due to the inductive nature of resolvers, the output signals typically lead the reference by 6°, and a 6° phase shift will cause problems for a 2.3 arc minute accuracy converter. A synthesized reference will always be exactly in phase with the signal input.

LVDT (LINEAR VARIABLE DIFFERENTIAL TRANSFORMER) MODE

As shown in TABLE 1 the RDC-19220/2S unit can be made to operate as a LVDT-to-digital converter by connecting Resolution Control inputs A and B to "0," "1," or the -5 volt supply. In this mode the RDC-19220/2S functions as a ratiometric tracking linear converter. When linear ac inputs are applied from an LVDT the converter operates over one quarter of its range. This results in two less bits of resolution for LVDT mode than are provided in resolver mode.

The LVDT output signals will need to be scaled to be compatible with the converter input. FIGURE 11B is a schematic of an input scaling circuit applicable to 3-wire LVDTs. The value of the scaling constant "a" is selected to provide an input of 2 Vrms at full stroke of the LVDT. The value of scaling constant "b" is selected to provide an input of 1 Vrms at null of the LVDT. Suggested components for implementing the input scaling circuit are a quad opamp, such as a 4741 type, and precision thin-film resistors of 0.1% tolerance. FIGURE 11A illustrates a 2-wire LVDT configuration.

Data output of the RDC-19220/2S is Binary Coded in LVDT mode. The most negative stroke of the LVDT is represented by ALL ZEROS and the most positive stroke of the LVDT is represented by ALL ONES. The most significant 2 bits (2 MSBs) may be used as overrange indicators. Positive overrange is indicated by code "01" and negative overrange is indicated by code "11" (see TABLE 6).

TABLE 6. 12-BIT LVDT OUTPUT CODE FOR 11B									
LVDT OUTPUT		MSB		LSB					
+ over full travel	01	XXXX	XXXX	xxxx					
+ full travel -1 LSB	00	1111	1111	1111					
+0.5 travel	00	1100	0000	0000					
+1 LSB	00	1000	0000	0001					
null	00	1000	0000	0000					
- 1 LSB	00	0111	1111	1111					
-0.5 travel	00	0100	0000	0000					
- full travel	00	0000	0000	0000					
- over full travel	11	xxxx	xxxx	xxxx					





FIGURE 11A. 2-WIRE LVDT DIRECT INPUT



Notes:

- $1.~R' \geq 10~k\Omega$
- 2. Consideration for the value of R is LVDT loading.




FIGURE 11B. 3-WIRE LVDT SCALING CIRCUIT

INHIBIT, ENABLE, AND CB TIMING

The Inhibit (INH) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 12, angular output data is valid 150 ns maximum after the application of the negative inhibit pulse.

Output angle data is enabled onto the tri-state data bus in two bytes. Enable MSBs (EM) is used for the most significant 8 bits and Enable LSBs (EL) is used for the least significant 8 bits. As shown in FIGURE 13, output data is valid 150 ns maximum after the application of a negative enable pulse. The tri-state data bus returns to the high impedance state 100 ns maximum after the rising edge of the enable signal.


The Converter Busy (CB) signal indicates that the tracking converter output angle is changing 1 LSB. As shown in FIGURE 14, output data is valid 50 ns maximum after the middle of the CB pulse. CB pulse width is 1/40 Fs, which is nominally 375 ns.

BUILT-IN-TEST (BIT)

The Built-In-Test output (\overline{BIT}) monitors the level of error from the demodulator. This signal is the difference in the input and output angles and ideally should be zero; if it exceeds approximately 100 LSBs (of the selected resolution) the logic level at \overline{BIT} will change from a logic 1 to a logic 0.

This condition will occur during a large step and reset after the converter settles out. BIT will also change to logic 0 for an overvelocity condition, because the converter loop cannot maintain input-output or if the converter malfunctions where it cannot maintain the loop at a null. BIT will also be set low for a detected Loss-of-Signal (LOS) and/or a Loss-of-Reference (LOR). The BIT signal may pulse during certain error conditions, i.e., when the converter is in a spin around condition or the signal amplitude is on the threshold of LOS.

LOS will be detected if both sin and cos input voltages are less than 500 mV peak. LOR will be detected if the differential reference voltage is less than 500 mV peak.






FIGURE 14. CONVERTER BUSY TIMING

PIN OUT FUNCTION TABLES BY MODEL NUMBER

The following tables detail pin out functions by the DDC model number.

The RDC-19220S has differential inputs but requires both ± 5 V power supplies.

The RDC-19222S has differential inputs and can be used with +5 V only.

	TABLE 7. PIN OUT (40 PIN) RDC-19220S							
#	NAME	NAME	#	NAME	NAME			
1	Α	Resolution Control	40	+5 V	Power Supply			
2	В	Resolution Control	39	ĒL	Enable LSBs (see note)			
3	ĪNH	Inhibit	38	Bit 16	LSB			
4	+REF	+Reference Input	37	Bit 8				
5	-REF	-Reference Input	36	Bit 15				
6	-vco	Neg VCO Input	35	Bit 7				
7	-VSUM	Vel Sum Point	34	Bit 14				
8	VEL	Velocity Output	33	Bit 6				
9	+C	Signal Input	32	Bit 13				
10	cos	Signal Input	31	Bit 5				
11	-C	Signal Input	30	Bit 12				
12	+S	Signal Input	29	Bit 4				
13	+SIN	Signal Input	28	Bit 11				
14	-S	Signal Input	27	Bit 3				
15	-5 V	Power Supply	26	Bit 10				
16	R _S	Sampling Set	25	Bit 2				
17	R _C	Current Set	24	Bit 9				
18	ĒΜ	Enable MSBs	23	Bit 1	MSB			
19	A GND	Analog Ground	22	СВ	Converter Busy			
20	GND	Ground	21	BIT	Built-In-Test			

TABLE 8. PIN OUT (44 PIN,+5V ONLY) RDC-19222S							
#	NAME	#	NAME				
1	EL	44	Bit 16 (LSB)				
2	+5 V	43	Bit 8				
3	Α	42	Bit 15				
4	В	41	Bit 7				
5	INH	40	Bit 14				
6	+REF	39	Bit 6				
7	-REF	38	Bit 13				
8	-VCO	37	Bit 5				
9	-VSUM	36	Bit 12				
10	VEL	35	Bit 4				
11	+C	34	Bit 11				
12	cos	33	Bit 3				
13	-C	32	Bit 10				
14	+S	31	Bit 2				
15	SIN	30	Bit 9				
16	-S	29	Bit 1 (MSB)				
17	-5 V	28	СВ				
18	RS	27	BIT				
19	RC	26	+5C (+5 V)				
20	ĒM	25	+CAP				
21	A GND	24	GND				
22	-5C (-5 V)	23	-CAP				

Note:

When using the built-in -5 V inverter: connect pin 2 to 26, pin 17 to 22, and a 10 $\mu\text{F}/10$ Vdc capacitor from pin 23 (negative terminal) to pin 25 (positive terminal). Connect a 47 $\mu\text{F}/10$ Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.




FIGURE 15. RDC-19220S (40-PIN DDIP) PLASTIC PACKAGE MECHANICAL OUTLINE




FIGURE 16. RDC-19220S (40-PIN DDIP) CERAMIC PACKAGE MECHANICAL OUTLINE




FIGURE 17. RDC-19222S (44-PIN PLASTIC J-LEAD) MECHANICAL OUTLINE




FIGURE 18. RDC-19222S (44-PIN CERAMIC J-LEAD) MECHANICAL OUTLINE

TABLE 9. FRONT-END THIN-FILM RESISTOR NETWORKS (SEE FIGURE 21)								
DDC-49530, DDC-57470 RESISTOR VALUES (11.8 V INPUTS)								
SYMBOL	ABS VALUE	TOL (%)	REL TO	REL VALUE	TOL (%)	TCR(PPM)		
R1	70.8 k	0.1						
R2			R1	12 k	0.02	25		
R2			R4	12 k	0.02	2		
R3			R1	70.8 k	0.02	2		
R4			R1	70.8 k	0.02	2		
R5			R1	35.4 k	0.02	2		
R6			R6	6.9282 k	0.02	2		
R7			R6	5.0718 k	0.02	2		
R8			R11	5.0718 k	0.02	2		
R9			R11	6.9282 k	0.02	2		
R10			R1	70.8 k	0.02	2		
	DDC-4959	0 RESIS	TOR VAL	JES (90 V	INPUTS	S)		
R1	270 k	0.1				25		
R2			R1	6 k	0.02	2		
R3			R4	6 k	0.02	2		
R4			R1	270 k	0.02	2		
R5			R1	270 k	0.02	2		
R6			R1	135 k	0.02	2		
R7			R6	3.4641 k	0.02	2		
R8			R6	2.5359 k	0.02	2		
R9			R11	2.5359 k	0.02	2		
R10			R11	3.4641 k	0.02	2		
R11			R1	270 k	0.02	2		





FIGURE 19. (DDC-49530, DDC-49590, DDC-57470) LAYOUT AND RESISTOR VALUES (SEE TABLE 9)







FIGURE 20. 16-PIN THIN-FILM RESISTOR NETWORK DIP MECHANICAL OUTLINE (DDC-49530, DDC-49590)

FIGURE 21. 16-PIN THIN-FILM RESISTOR NETWORK FLAT-PACK MECHANICAL OUTLINE (DDC-57470)

ORDERING INFORMATION



*Plastic for -20X and -3XX, ceramic for -1XX.

Notes: 1) DDC reserves the right to supply ceramic packages in place of plastic packages.

2) Consult factory for External Component Selection Software.

THIN-FILM RESISTOR NETWORKS: (Operating temperature range: -55 to +125°C)

DDC-49530 = 11.8V inputs DDC-57470 = 11.8V inputs DDC-49590 = 90 V inputs