

# HD614P180/HD40P4281/ HD40P42161

## Description

The HD614P180/HD40P4281/HD40P42161 are 4-bit single-chip microcomputers which can be mounted by a standard EPROM 27128/27256 for program memory.

The HD614P180 is pin-compatible with the mask ROM HMCS412C, but has some differences. By modifying the program in the EPROM, it can be used for the evaluation of the HMCS412C or for small-scale production.

## Features


- Applicable for 4- or 8-Kword  $\times$  10-bit EPROM
  - 8192-word  $\times$  10-bit: HN27128A
  - 16384-word  $\times$  10-bit: HN27C256
- 576-digit  $\times$  4-bit RAM (HD614P180)
- 1 timer/counter (HD614P180)  
2 timer/counters (HD40P4281/HD40P42161)
- 3 interrupt sources (HD614P180)  
5 interrupt sources (HD40P4281/HD40P42161)
- Subroutine stack up to 16 levels, including interrupts
- Minimum instruction execution time
  - 1.33  $\mu$ s (HD614P180)
  - 0.89  $\mu$ s (HD40P4281/HD40P42161)
- 2 low power modes
  - Standby mode
  - Stop mode
- On-chip oscillator
  - Crystal resonator or ceramic filter resonator (also externally drivable)
- Power voltage range: 5 V  $\pm$ 10%
- I/O pin circuit types:
  - All standard pins are without pull-up MOS
  - All high voltage pins are without pull-down MOS
- 42-pin EPROM on-package

## Recommended EPROMs

Type	Program Memory Capacity	f <sub>OSC</sub> (MHz)	EPROM Type No.
HD614P180 HD40P4281*	8192 words	8	HN27128A series
HD40P42161*	16384 words	4 8	HN27256 series HN27C256 series HN27C256A series HN27C256H series

\* Under development

Pin Arrangement



## Pin Functions

### Power Supply

**V<sub>CC</sub>**: Connect the V<sub>CC</sub> power supply voltage to this pin.

**GND**: Connect to ground.

**V<sub>disp</sub>**: The RA<sub>1</sub>/V<sub>disp</sub> pin is used as RA<sub>1</sub> for all high voltage pins which are without pull-down MOS (PMOS open drain).

**TEST**: Non-user application pin. Connect it to V<sub>CC</sub>.

**RESET**: MCU reset pin. For details, see the Reset section.

### Oscillators

**OSC<sub>1</sub>, OSC<sub>2</sub>**: Internal clock generator circuit input pins. These can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuit. Refer to the Internal Oscillator Circuit section for details.

### Ports


**D<sub>0</sub> to D<sub>14</sub> (D Port)**: 1-bit common I/O port. D<sub>0</sub> to D<sub>3</sub> are standard types and D<sub>4</sub> to D<sub>14</sub> are for high voltage. For details, see the Input/Output section.

**R0 to R4, RA (R Ports)**: 4-bit I/O ports. Only RA is a 2-bit port. R0 is an output port, RA is an input port, and R1 to R4 are common I/O ports. R0 to R2 and RA are the high voltage ports, and R3 to R4 are the standard ports. R3<sub>2</sub> and R3<sub>3</sub> are also available as  $\overline{\text{INT}}_0$  and  $\overline{\text{INT}}_1$ , respectively. Refer to the Input/Output section for details.

### Interrupts

**$\overline{\text{INT}}_0$ ,  $\overline{\text{INT}}_1$** : External interrupt input pins.  $\overline{\text{INT}}_1$  can be used as an external event input pin for timer B.  $\overline{\text{INT}}_0$  and  $\overline{\text{INT}}_1$  are also available as R3<sub>2</sub> and R3<sub>3</sub>, respectively. Refer to the Interrupt section for details.

Block Diagram



Memory Map

ROM Memory Map






Figure 1 ROM Memory Map

RAM Memory Map



HD614P180



HD614P4281, HD614P42161

\* Two registers are mapped on the same address.

R: Read only  
W: Write only  
R/W: Read/write

Timer counter B lower (TCBL)	R	Timer load register B lower (TLRL)	W	\$00A
Timer counter B upper (TCBU)	R	Timer load register B upper (TLRU)	W	\$00B

Figure 2 RAM Memory Map

### Internal Oscillator Circuit

Figure 3 shows the block diagram of the internal oscillator circuit. The oscillator type can be selected as a crystal resonator or ceramic filter resonator

as shown in table 1. In any case, an external clock operation is available.




Figure 3 Internal Oscillator Circuit





Figure 4 Layout of Crystal and Ceramic Filter

**Table 1 Oscillator Circuit Examples**


**Circuit Configuration**

**Circuit Constants**

External clock operation




Ceramic filter resonator



Ceramic filter:  
CSA 4.00MG (Murata)  
 $R_f$ :  $1\text{ M}\Omega \pm 2\%$   
 $C_1$ :  $30\text{ pF} \pm 20\%$   
 $C_2$ :  $30\text{ pF} \pm 20\%$

Ceramic filter:  
CSA 6.00MG (Murata)  
 $R_f$ :  $1\text{ M}\Omega \pm 2\%$   
 $C_1$ :  $30\text{ pF} \pm 20\%$   
 $C_2$ :  $30\text{ pF} \pm 20\%$


Crystal resonator



Crystal: 4.194304 (MHz)  
NC-18C (Nihon Denpa Kogyo)  
 $R_f$ :  $1\text{ M}\Omega \pm 2\%$   
 $C_1$ :  $22\text{ pF} \pm 20\%$   
 $C_2$ :  $22\text{ pF} \pm 20\%$

Crystal: 6.0 (MHz)  
 $R_f$ :  $1\text{ M}\Omega \pm 2\%$   
 $C_1$ :  $20\text{ pF} \pm 20\%$   
 $C_2$ :  $20\text{ pF} \pm 20\%$

AT-cut parallel resonance crystal



Crystal: AT-cut parallel resonance crystal  
 $C_0$ :  $7\text{ pF max.}$   
 $R_s$ :  $100\ \Omega\text{ max.}$   
 $f$ :  $2.0\text{--}4.5\text{ MHz}$

- Notes: 1. The circuit parameters written above are recommended by the crystal or ceramic filter maker. The circuit parameters are affected by the crystal, ceramic filter resonator, and the floating capacitance when designing the board. When using the resonator, consult with the crystal or ceramic filter maker to determine the circuit parameters.
2. Wiring among OSC<sub>1</sub>, OSC<sub>2</sub>, and other elements should be as short as possible, and avoid crossing other wires. Refer to the recommended layout of the crystal and ceramic filter.



**Input/Output**

The MCU provides 36 I/O pins, consisting of 12 standard pins of without pull-up MOS (NMOS open drain), and 24 high voltage pins of without pull-down MOS (PMOS open drain).

**Table 2 Data Input from Common I/O Pins**

I/O Circuit Type	Available Pin Condition for Input
For standard pins of without pull-up MOS (NMOS open drain)	1
For high voltage pins of without pull-down MOS (PMOS open drain)	0

**Table 3 I/O Pin Circuit Types**

Pin Type	Without Pull-Up MOS (NMOS Open Drain)	Pins
Standard pins I/O pins		D <sub>0</sub> -D <sub>3</sub> , R3 <sub>0</sub> -R3 <sub>3</sub> , R4 <sub>0</sub> -R4 <sub>3</sub>
Input pins		$\overline{INT}_0, \overline{INT}_1$

Table 3 I/O Pin Circuit Types (cont)

Pin Type	Without Pull-Down MOS (PMOS Open Drain)	Pins
High voltage pins I/O pins		D <sub>4</sub> -D <sub>14</sub> , R <sub>10</sub> -R <sub>13</sub> , R <sub>20</sub> -R <sub>23</sub>
Output pins		R <sub>00</sub> -R <sub>03</sub>
Input pins		RA <sub>1</sub>

Note: In the stop mode,  $\overline{HLT}$  is 0, HLT is 1, and I/O pins are in high impedance.

Differences Between In-Package PROM, On-Package EPROM, and Mask ROM Types

Item	In-Package PROM ZTAT™		On-Package EPROM		Mask ROM						
	HD4074019	HD4074008	HD614P080S	HD614P0160S	HD404019	HMCS408AC/C/CL	HMCS404AC/C/CL	HMCS402AC/C/CL			
Typical instruction execution time	1 μs	1 μs	1.33 μs	1.33 μs	1 μs	2 μs	4 μs	1 μs	2 μs	4 μs	
Power supply voltage (V)	4.5-5.5	4.5-5.5	4.5-5.5	4.5-5.5	3.5-6	4.5-6	3.5-6	2.5-6	4.5-6	4-6	2.7-6
ROM	16,384 words x 10-bit	8,192 words x 10-bit	HN27C64: 4,096 x 10-bit HN4827128: 8,192 x 10-bit HN27C256: 16,384 x 10-bit	16,384 words x 10-bit	8,192 words x 10-bit	4,096 words x 10-bit	2,048 words x 10-bit				
RAM	992 x 4-bit	512 x 4-bit	576 x 4-bit	992 x 4-bit	512 x 4-bit	256 x 4-bit	160 x 4-bit				
I/O pin circuit	NMOS open drain	NMOS open drain	NMOS open drain	NMOS open drain	Each pin can be without pull-up MOS (NMOS open drain), with pull-up MOS, or CMOS						
High voltage pins	PMOS open drain	PMOS open drain (Typical 5-V use)	PMOS open drain	PMOS open drain	Each pin can be without pull-down MOS (PMOS open drain) or with pull-down MOS						
Clock generation	Crystal	0	0	0	0	0	0	0	0	0	
	Ceramic	0	0	0	0	0	0	0	0	0	
	Resistance	—	—	—	—	—	—	—	—	—	
Package Type	DC-64S (Window)	FP-64B	FP-64A	DC-64SP	FP-64	DC-64SP	FP-64A	FP-64B	FP-64A	FP-64	DC-64S
Occupied area (mm <sup>2</sup> )	18.8 x 57.3	17 x 58	18.8 x 24.8	17.2 x 17.2	18.8 x 24.8	17.2 x 17.2	18.8 x 24.8	17.2 x 17.2	17 x 58	19.6 x 25.6	17 x 58
Height from stand off (mm)	5.6 (Max)	5.1 (Max)	2.9 (Max)	2.9 (Max)	5.1 (Max)	2.9 (Max)	5.1 (Max)	2.9 (Max)	5.1 (Max)	2.9 (Max)	5.1 (Max)

Notes: DC-64S: 64-pin shrink type ceramic DIP with window  
 DP-64S: 64-pin shrink type DIP  
 FP-64: 64-pin flat plastic package

DC-64SP: 64-pin shrink type ceramic EPROM on-package  
 o: Available  
 —: Not available

## Precautions When Using the EPROM On-Package Microcomputer

Pay careful attention to the following since this MCU is particularly structured with pin sockets on its package.

1. Avoid contact of high static or surge voltages in order to not exceed the maximum ratings of the socket pins as well as the LSI pins. If such a contact is made, the device may become permanently damaged.
2. When using this chip in production (i.e., for mask ROM single-chip microcomputers), pay special attention to the following to maintain a solid connection between the EPROM pins and the socket pins.
  - a. The recommended temperature for soldering the chip onto a circuit board is to be kept below 250°C for no more than 10 seconds.
  - b. Avoid getting any detergent or coating inside the sockets during flux washing or board coating after soldering. Doing so may cause poor contact within the sockets.
  - c. Avoid permanent use of this chip in a vibratory environment or system.
  - d. The sockets lose contact after being used repeatedly so it is recommended to use a new chip during production.

If this condition is exceeded, the bonding solder of the solder pins may melt, thus causing the solder pins to move about.

# HD614P180/HD40P4281/HD40P42161

## Absolute Maximum Ratings

Item	Symbol	Value	Unit	Notes
Supply voltage	$V_{CC}$	-0.3 to +7.0	V	
Pin voltage	$V_T$	-0.3 to $V_{CC} + 0.3$	V	3
		$V_{CC} - 45$ to $V_{CC} + 0.3$	V	4
Total permissible input current	$\Sigma I_o$	50	mA	5
Total permissible output current	$-\Sigma I_o$	150	mA	6
Maximum input current	$I_o$	15	mA	7, 8
Maximum output current	$-I_o$	4	mA	9, 10
		6	mA	9, 11
		30	mA	9, 12
Operating temperature	$T_{opr}$	-20 to +75	°C	
Storage temperature	$T_{stg}$	-55 to +125	°C	

- Notes: 1. Permanent damage may occur if these absolute maximum ratings of the LSI or for the EPROM are exceeded. Normal operation should be under the conditions of the electrical characteristics. If these conditions are exceeded, it may cause a malfunction and affect the reliability of the LSI.
2. All voltages are with respect to GND.
  3. Applied to standard pins.
  4. Applied to high-voltage I/O pins.
  5. Total permissible input current is the total sum of input currents which flow in from all I/O pins to GND simultaneously.
  6. Total permissible output current is the total sum of output currents which flow out from  $V_{CC}$  to all I/O pins simultaneously.
  7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
  8. Applied to  $D_0$ - $D_3$  and  $R3$ - $R4$ .
  9. Maximum output current is the maximum amount of output current from  $V_{CC}$  to each I/O pin.
  10. Applied to  $D_0$ - $D_3$  and  $R3$ - $R4$ .
  11. Applied to  $R0$ - $R2$ .
  12. Applied to  $D_4$ - $D_{14}$ .

**Electrical Characteristics**

**DC Characteristics** ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_a = -20^\circ\text{ to }+75^\circ\text{C}$ , unless otherwise specified)

Item	Symbol	Pin	Min	Typ	Max	Unit	Test Condition	Notes
Input high voltage	$V_{IH}$	$\overline{\text{RESET}}, \overline{\text{INT}}_0, \overline{\text{INT}}_1$	$0.7V_{CC}$	—	$V_{CC} + 0.3$	V		
		$\text{OSC}_1$	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V		
Input low voltage	$V_{IL}$	$\overline{\text{RESET}}, \overline{\text{INT}}_0, \overline{\text{INT}}_1$	-0.3	—	$0.22V_{CC}$	V		
		$\text{OSC}_1$	-0.3	—	0.5	V		
Input/output leakage current	$ I_{IL} $	$\overline{\text{RESET}}, \overline{\text{INT}}_0, \overline{\text{INT}}_1, \text{OSC}_1$	—	—	1	$\mu\text{A}$	$V_{IN} = 0\text{ V to }V_{CC}$	1
Current dissipation in active mode	$I_{CC}$	$V_{CC}$	—	—	2.0	mA	$V_{CC} = 5\text{ V}$ Crystal or ceramic filter oscillator $f_{OSC} = 4\text{ MHz}$	2, 5
Current dissipation in standby mode	$I_{SBY1}$	$V_{CC}$	—	—	1.2	mA	Maximum logic operation $V_{CC} = 5\text{ V}$ Crystal or ceramic filter oscillator $f_{OSC} = 4\text{ MHz}$	3, 5
	$I_{SBY2}$	$V_{CC}$	—	—	0.9	mA	Minimum logic operation $V_{CC} = 5\text{ V}$ Crystal or ceramic filter oscillator $f_{OSC} = 4\text{ MHz}$	4, 5
Current dissipation in stop mode	$I_{STOP}$	$V_{CC}$	—	—	10	$\mu\text{A}$	$V_{in}(\overline{\text{TEST}}) = V_{CC} - 0.3\text{ V to }V_{CC}$ $V_{in}(\text{RESET}) = 0\text{ V to }0.3\text{ V}$	
Stop mode retaining voltage	$V_{STOP}$	$V_{CC}$	2	—	—	V		

Notes: 1. Output buffer current is excluded.

2. The MCU is in the reset state. The input/output current does not flow.

Test conditions: MCU state

- Reset state in operation mode

Pin state

- RESET,  $\overline{\text{TEST}}$ :  $V_{CC}$
- D<sub>0</sub>–D<sub>3</sub>, R3–R4:  $V_{CC}$
- D<sub>4</sub>–D<sub>15</sub>, R0–R2, RA<sub>1</sub>:  $V_{CC}$  to  $V_{CC} - 40\text{ V}$

3. The timer/counter operates with the fastest clock and input/output current does not flow.

Test conditions: MCU state

- Standby mode
- Input/output: Reset state
- Timer B: Divide-by-2 prescaler divide ratio

Pin state

- RESET: GND
- $\overline{\text{TEST}}$ :  $V_{CC}$
- D<sub>0</sub>–D<sub>3</sub>, R3–R4:  $V_{CC}$
- D<sub>4</sub>–D<sub>15</sub>, R0–R2, RA<sub>1</sub>:  $V_{CC}$  to  $V_{CC} - 40\text{ V}$

4. The timer/counter operates with the slowest clock and input/output current does not flow.

Test conditions: MCU state

- Standby mode
- Input/output: Reset state
- Timer B: Divide-by-2048 prescaler divide ratio

Pin state

- RESET: GND
- $\overline{\text{TEST}}$ :  $V_{CC}$
- D<sub>0</sub>–D<sub>3</sub>, R3–R4:  $V_{CC}$
- D<sub>4</sub>–D<sub>15</sub>, R0–R2, RA<sub>1</sub>:  $V_{CC}$  to  $V_{CC} - 40\text{ V}$

5. When  $f_{OSC} = \chi$  [MHz], the current dissipation in operation mode and standby mode is estimated as follows:

$$\text{Max. value } (f_{OSC} = \chi \text{ [MHz]}) = \frac{\chi}{4} \times \text{max. value } (f_{OSC} = 4 \text{ MHz})$$

## HD614P180/HD40P4281/HD40P42161

**Input/Output Characteristics for Standard Pins** ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_a = -20^\circ$  to  $+75^\circ\text{C}$ , unless otherwise specified)

Item	Symbol	Pin	Min	Typ	Max	Unit	Test Condition
Input high voltage	$V_{IH}$	D <sub>0</sub> –D <sub>3</sub> , R3–R4	$0.7V_{CC}$	—	$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	D <sub>0</sub> –D <sub>3</sub> , R3–R4	–0.3	—	$0.22V_{CC}$	V	
Output low voltage	$V_{OL}$	D <sub>0</sub> –D <sub>3</sub> , R3–R4	—	—	0.4	V	$I_{OL} = 1.6\text{ mA}$
Input/output leakage current*	$ I_{IL} $	D <sub>0</sub> –D <sub>3</sub> , R3–R4	—	—	1	$\mu\text{A}$	$V_{in} = 0\text{ V to }V_{CC}$

\* Output buffer current is excluded.

**Input/Output Characteristics for High Voltage Pins** ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_a = -20^\circ$  to  $+75^\circ\text{C}$ , unless otherwise specified)

Item	Symbol	Pin	Min	Typ	Max	Unit	Test Condition
Input high voltage	$V_{IH}$	D <sub>4</sub> –D <sub>14</sub> , R1, R2, RA <sub>1</sub>	$0.7V_{CC}$	—	$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	D <sub>4</sub> –D <sub>14</sub> , R1, R2, RA <sub>1</sub>	$V_{CC} - 40$	—	$0.22V_{CC}$	V	
Output high voltage	$V_{OH}$	D <sub>4</sub> –D <sub>14</sub>	$V_{CC} - 3.0$	—	—	V	$-I_{OH} = 15\text{ mA}$
			$V_{CC} - 2.0$	—	—	V	$-I_{OH} = 9\text{ mA}$
		R0–R2	$V_{CC} - 3.0$	—	—	V	$-I_{OH} = 3\text{ mA}$
			$V_{CC} - 2.0$	—	—	V	$-I_{OH} = 1.8\text{ mA}$
Output low voltage	$V_{OL}$	D <sub>4</sub> –D <sub>14</sub> , R0–R2	—	—	$V_{CC} - 37$	V	150 k $\Omega$ at $V_{CC} - 40\text{ V}$
Input/output leakage current*	$ I_{IL} $	D <sub>4</sub> –D <sub>14</sub> , R0–R2, RA <sub>1</sub>	—	—	20	$\mu\text{A}$	$V_{in} = V_{CC} - 40\text{ V}$ to $V_{CC}$

\* Output buffer current is excluded.




# HD614P180/HD40P4281/HD40P42161

AC Characteristics ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_a = -20^\circ\text{ to }+75^\circ\text{C}$ , unless otherwise specified)

Item		Symbol	Pin	Min	Typ	Max	Unit	Test Condition	Notes
Crystal or ceramic filter oscillator	Oscillation frequency	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	0.4	4	6.2	MHz		
	Instruction cycle time	$t_{cyc}$		1.29	2	20	μs		
	Oscillator stabilization time	$t_{RC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	—	—	20	ms		1
External clock	External clock frequency	$f_{CP}$	OSC <sub>1</sub>	0.4	—	6.2	MHz		2
	External clock high width	$t_{CPH}$	OSC <sub>1</sub>	70	—	—	ns		2
	External clock low width	$t_{CPL}$	OSC <sub>1</sub>	70	—	—	ns		2
	External clock rise time	$t_{CPr}$	OSC <sub>1</sub>	—	—	20	ns		2
	External clock fall time	$t_{CPf}$	OSC <sub>1</sub>	—	—	20	ns		2
	Instruction cycle time	$t_{cyc}$		1.29	—	20	μs		2
$\overline{INT_0}$ high width	$t_{I0H}$	$\overline{INT_0}$		2	—	—	$t_{cyc}$		3
$\overline{INT_0}$ low width	$t_{I0L}$	$\overline{INT_0}$		2	—	—	$t_{cyc}$		3
$\overline{INT_1}$ high width	$t_{I1H}$	$\overline{INT_1}$		2	—	—	$t_{cyc}$		3
$\overline{INT_1}$ low width	$t_{I1L}$	$\overline{INT_1}$		2	—	—	$t_{cyc}$		3
RESET high width	$t_{RSTH}$	RESET		2	—	—	$t_{cyc}$		4
Input capacitance	$C_{in}$	All pins		—	—	15	pF	$f = 1\text{ MHz}$ , $V_{in} = 0\text{ V}$	
Reset fall time	$t_{RSTf}$			—	—	20	ms		4

Notes: 1. The oscillator stabilization time is the period from when  $V_{CC}$  reaches its minimum allowable voltage  $V_{CC} = 4.5\text{ V}$  at power-on until when the oscillator stabilizes, or after RESET goes high. At power-on or when recovering from stop mode, apply the RESET input for more than  $t_{RC}$  to meet the necessary time for oscillator stabilization. Since  $t_{RC}$  depends on the crystal or ceramic filter's circuit constant and stray capacitance, consult with the crystal or ceramic filter manufacturer when designing the reset circuit.


Crystal oscillator



Crystal: 4.194304 MHz NC-18C  
(Nihon Denpa Kogyo)

$R_f$ :  $1\text{ M}\Omega \pm 2\%$   
 $C_1$ :  $22\text{ pF} \pm 20\%$   
 $C_2$ :  $22\text{ pF} \pm 20\%$


Ceramic filter oscillator




Ceramic filter: CSA4.00MG (Murata)

$R_f$ :  $1\text{ M}\Omega \pm 2\%$   
 $C_1$ :  $30\text{ pF} \pm 20\%$   
 $C_2$ :  $30\text{ pF} \pm 20\%$


2.




3.




4.




Characteristics Curves (Reference Data)




$I_{CC}$  vs.  $f_{osc}$  Characteristic  
 (Crystal, ceramic resonator)




$I_{CC}$  vs.  $V_{CC}$  Characteristic  
 (Crystal, ceramic resonator)




$I_{SBY1}$ ,  $I_{SBY2}$  vs.  $f_{osc}$  Characteristic  
 (Crystal, ceramic resonator)



$I_{SBY1}$ ,  $I_{SBY2}$  vs.  $V_{CC}$  Characteristic  
 (Crystal, ceramic resonator)




$I_{OL}$  Min. vs.  $V_{OL}$  Characteristic  
 (Standard pin)



$-I_{OH}$  Min. vs.  $(V_{CC} - V_{OH})$  Characteristic  
 ( $D_4$ - $D_{15}$  pins)

Characteristics Curves (Reference Data) (cont)



$-I_{OH}$  Min. vs.  $(V_{CC} - V_{OH})$  Characteristic  
(R0-R2 pins)