19-3918; Rev 0; 3/06

## EVALUATION KIT AVAILABLE

### **High-Dynamic-Range, Direct Up-/Downconversion** 750MHz to 1200MHz Quadrature Mod/Demod

### **General Description**

The MAX2021 low-noise, high-linearity, direct upconversion/downconversion quadrature modulator/demodulator is designed for RFID handheld and portal readers, as well as single and multicarrier 750MHz to 1200MHz GSM/EDGE, cdma2000®, WCDMA, and iDEN® base-station applications. Direct conversion architectures are advantageous since they significantly reduce transmitter or receiver cost, part count, and power consumption as compared to traditional IF-based double conversion systems.

In addition to offering excellent linearity and noise performance, the MAX2021 also yields a high level of component integration. This device includes two matched passive mixers for modulating or demodulating in-phase and quadrature signals, two LO mixer amplifier drivers, and an LO quadrature splitter. On-chip baluns are also integrated to allow for single-ended RF and LO connections. As an added feature, the baseband inputs have been matched to allow for direct interfacing to the transmit DAC, thereby eliminating the need for costly I/Q buffer amplifiers.

The MAX2021 operates from a single +5V supply. It is available in a compact 36-pin thin QFN package (6mm x 6mm) with an exposed paddle. Electrical performance is guaranteed over the extended -40°C to +85°C temperature range.

### **Applications**

**RFID Handheld and Portal Readers** 

Single and Multicarrier WCDMA 850 Base Stations

Single and Multicarrier cdmaOne<sup>™</sup> and cdma2000 **Base Stations** 

GSM 850/GSM 900 EDGE Base Stations

Predistortion Transmitters and Receivers

WiMAX Transmitters and Receivers

**Fixed Broadband Wireless Access** 

Military Systems

**Microwave Links** 

Digital and Spread-Spectrum Communication Systems

Video-on-Demand (VOD) and DOCSIS Compliant Edge QAM Modulation

Cable Modem Termination Systems (CMTS)

cdma2000 is a registered trademark of Telecommunications Industry Association.

iDEN is a registered trademark of Motorola, Inc. cdmaOne is a trademark of CDMA Development Group.

M/IXI/M

#### Features

- 750MHz to 1200MHz RF Frequency Range
- Scalable Power: External Current-Setting **Resistors Provide Option for Operating Device in** Reduced-Power/Reduced-Performance Mode
- 36-Pin, 6mm x 6mm TQFN Provides High Isolation in a Small Package

**Modulator Operation:** 

- Meets 4-Carrier WCDMA 65dBc ACLR
- +21dBm Typical OIP3
- +58dBm Typical OIP2
- +16.7dBm Typical OP1dB
- -32dBm Typical LO Leakage
- ♦ 43.5dBc Typical Sideband Suppression
- -174dBm/Hz Output Noise Density
- DC to 300MHz Baseband Input Allows a Direct Launch DAC Interface, Eliminating the Need for Costly I/Q Buffer Amplifiers
- DC-Coupled Input Allows Ability for Customer **Offset Voltage Control**

**Demodulator Operation:** 

- +35.2dBm Typical IIP3
- +76dBm Typical IIP2
- > 30dBm IP1dB
- 9.2dB Typical Conversion Loss
- 9.3dB Typical NF
- 0.06dB Typical I/Q Gain Imbalance
- 0.15° I/Q Typical Phase Imbalance

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX2021ETX	-40°C to +85°C	36 Thin QFN-EP* (6mm x 6mm)	T3666-2
MAX2021ETX-T	-40°C to +85°C	36 Thin QFN-EP* (6mm x 6mm)	T3666-2
MAX2021ETX+	-40°C to +85°C	36 Thin QFN-EP* (6mm x 6mm)	T3666-2
MAX2021ETX+T	-40°C to +85°C	36 Thin QFN-EP* (6mm x 6mm)	T3666-2

\*EP = Exposed paddle. + = Lead free.

-T = Tape-and-reel package.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

VCC_ to GND	0.3V to +5.5V
BBI+, BBI-, BBQ+, BBQ- to GND3.5V t	o (V <sub>CC</sub> + 0.3V)
LO, RF to GND Maximum Current	
RF Input Power	+30dBm
Baseband Differential I/Q Input Power (Note A)	+20dBm
LO Input Power	+10dBm
RBIASLO1 Maximum Current	10mA
RBIASLO2 Maximum Current	10mA

RBIASLO3 Maximum Current	10mA
θ <sub>JA</sub> (without air flow)	34°C/W
θJA (2.5m/s air flow)	28°C/W
θ <sub>JC</sub> (junction to exposed paddle)	8.5°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering 10s, non-lead fr	ee)+245°C
Lead Temperature (soldering 10s, lead free)	+260°C

Note A: Maximum reliable continuous power applied to the baseband differential port is +20dBm from an external 100Ω source.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

(MAX2021 *Typical Application Circuit*,  $V_{CC} = +4.75V$  to +5.25V, GND = 0V, I/Q inputs terminated into 100 $\Omega$  differential, LO input terminated into 50 $\Omega$ , RF output terminated into 50 $\Omega$ , 0V common-mode input, R1 = 432 $\Omega$ , R2 = 619 $\Omega$ , R3 = 332 $\Omega$ , T<sub>C</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = +5V, V<sub>BBI</sub> = V<sub>BBQ</sub> = 1.4V<sub>P-P</sub>, f<sub>IQ</sub> = 1MHz, T<sub>C</sub> = +25°C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage	V <sub>CC</sub>		4.75	5.00	5.25	V
Total Supply Current	ITOTAL	Pins 3, 13, 15, 31, 33 all connected to $V_{CC}$	230	271	315	mA
Total Power Dissipation				1355	1654	mW

### AC ELECTRICAL CHARACTERISTICS (Modulator)

(MAX2021 *Typical Application Circuit*,  $V_{CC} = +4.75V$  to +5.25V, GND = 0V, I/Q differential inputs driven from a 100 $\Omega$  DC-coupled source, 0V common-mode input,  $P_{LO} = 0dBm$ , 750MHz  $\leq f_{LO} \leq 1200$ MHz, 50 $\Omega$  LO and RF system impedance, R1 = 432 $\Omega$ , R2 = 619 $\Omega$ , R3 = 332 $\Omega$ , T<sub>C</sub> = -40°C to +85°C. Typical values are at V<sub>CC</sub> = +5V, V<sub>BBI</sub> = 1.4V<sub>P-P</sub> differential, V<sub>BBQ</sub> = 1.4V<sub>P-P</sub> differential, f<sub>IQ</sub> = 1MHz, f<sub>LO</sub> = 900MHz, T<sub>C</sub> = +25°C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
BASEBAND INPUT							
Baseband Input Differential Impedance		f <sub>IQ</sub> = 1MHz			53		Ω
BB Common-Mode Input Voltage Range				-3.5	0	+3.5	V
LO INPUT							
LO Input Frequency Range				750		1200	MHz
LO Input Drive				-6		+3	dBm
LO Input Return Loss		RF and IF terminated (Note	e 3)		12		dB
I/Q MIXER OUTPUTS							
	OIP3	f <sub>BB1</sub> = 1.8MHz, f <sub>LO</sub>	= 900MHz		21.1		dBm
Output IP3	UIP3	$f_{BB2} = 1.9 MHz$ $f_{LO}$	= 1000MHz	22.3		UDIII	
Output IP2	OIP2	$f_{BB1} = 1.8MHz,$ $f_{BB2} = 1.9MHz$			57.9		dBm
Output P1dB		$f_{BB} = 25MHz,$ P <sub>LO</sub> = 0dBm			16.7		dBm
Output Power	Pout				0.7		dBm
Output Power Variation Over Temperature		$T_{\rm C} = -40^{\circ}{\rm C}$ to $+85^{\circ}{\rm C}$			-0.016		dB/°C
Output-Power Flatness		Sweep f <sub>BB</sub> , P <sub>RF</sub> flatness fo to 50MHz		0.15		dB	

### AC ELECTRICAL CHARACTERISTICS (Modulator) (continued)

(MAX2021 *Typical Application Circuit*,  $V_{CC} = +4.75V$  to +5.25V, GND = 0V, I/Q differential inputs driven from a 100 $\Omega$  DC-coupled source, 0V common-mode input,  $P_{LO} = 0$ dBm, 750MHz  $\leq f_{LO} \leq 1200$ MHz,  $50\Omega$  LO and RF system impedance, R1 = 432 $\Omega$ , R2 = 619 $\Omega$ , R3 = 332 $\Omega$ , T<sub>C</sub> = -40°C to +85°C. Typical values are at V<sub>CC</sub> = +5V, V<sub>BBI</sub> = 1.4V<sub>P-P</sub> differential, V<sub>BBQ</sub> = 1.4V<sub>P-P</sub> differential, f<sub>IQ</sub> = 1MHz, f<sub>LO</sub> = 900MHz, T<sub>C</sub> = +25°C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITI	MIN	TYP	MAX	UNITS	
ACLR (1st Adjacent Channel 5MHz Offset)		Single-carrier WCDMA (N		65		dBc	
LO Leakage		No external calibration, v baseband input terminat		-32		dBm	
Sideband Suppression	No external calibratio		$P_{LO} = 0 dBm$	30	39.6		dBc
Sideband Suppression		$f_{LO} = 920 MHz$	$P_{LO} = -3dBm$		43.5		UDC
Output Noise Density		Each baseband input termin	nated in 50 $\Omega$ (Note 5)		-174		dBm/Hz
Output Noise Floor		$P_{OUT} = 0dBm, f_{LO} = 900$		-168		dBm/Hz	
RF Return Loss		(Note 3)			15		dB

### AC ELECTRICAL CHARACTERISTICS (Demodulator)

(MAX2021 *Typical Application Circuit* when operated as a demodulator,  $V_{CC} = +4.75V$  to +5.25V, GND = 0V, differential baseband outputs converted to a 50 $\Omega$  single-ended output,  $P_{RF} = P_{LO} = 0$ dBm, 750MHz  $\leq f_{LO} \leq 1200$ MHz, 50 $\Omega$  LO and RF system impedance, R1 = 432 $\Omega$ , R2 = 619 $\Omega$ , R3 = 332 $\Omega$ , Tc = -40°C to +85°C. Typical values are at V<sub>CC</sub> = +5V, Tc = +25°C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS			ТҮР	MAX	UNITS
RF INPUT							
RF Frequency	f <sub>RF</sub>			750		1200	MHz
Conversion Loss	Lc	f <sub>BB</sub> = 25MHz (Note 7)			9.2		dB
Noise Figure	NF	$f_{LO} = 900 MHz$			9.3		dB
Noise Figure Under-Blocking	NFBLOCK	$f_{BLOCKER} = 900MHz$ , $P_{R}$ $f_{RF} = f_{LO} = 890MHz$ (Not		17.8		dB	
Input Third-Order Intercept	IIP3		$f_{RF1} = 925MHz$ , $f_{RF2} = 926MHz$ , $f_{LO} = 900MHz$ , $P_{RF} = P_{LO} = 0dBm$ , $f_{SPUR} = 24MHz$				dBm
Input Second-Order Intercept	IIP2		$f_{RF1} = 925MHz$ , $f_{RF2} = 926MHz$ , $f_{LO} = 900MHz$ , $P_{RF} = P_{LO} = 0dBm$ , $f_{SPUR} = 51MHz$				dBm
Input 1dB Compression	P <sub>1dB</sub>	$f_{IF} = 50MHz$ , $f_{LO} = 900N$	1Hz, P <sub>LO</sub> = 0dBm		30		dBm
I/Q Gain Mismatch		$f_{BB} = 1MHz$ , $f_{LO} = 900M$		0.06		dB	
1/O Dhago Miamatah		f <sub>BB</sub> = 1MHz,	$P_{LO} = 0 dBm$	1.1			
I/Q Phase Mismatch		$f_{LO} = 900 MHz$	$P_{LO} = -3dBm$		0.15		degrees

Note 1: Guaranteed by design and characterization.

Note 2: T<sub>C</sub> is the temperature on the exposed paddle.


Note 3: Parameter also applies to demodulator topology.

- **Note 4:** Single-carrier WCDMA with 10.5dB peak-to-average ratio at 0.1% complementary cumulative distribution function,  $P_{BE} = -10dBm$  ( $P_{RE}$  is chosen to give -65dBc ACLR).
- **Note 5:** No baseband drive input. Measured with the inputs terminated in  $50\Omega$ . At low output levels, the output noise is thermal. **Note 6:** The output noise versus P<sub>OUT</sub> curve has the slope of LO noise (Ln dBc/Hz) due to reciprocal mixing.

**Note 7:** Conversion loss is measured from the single-ended RF input to single-ended combined baseband output.

**Note 8:** The LO noise (L = 10<sup>(Ln/10)</sup>), determined from the modulator measurements can be used to deduce the noise figure underblocking at operating temperature (Tp in Kelvin), F<sub>BLOCK</sub> = 1 + (Lcn - 1) Tp / To + LP<sub>BLOCK</sub> / (1000kTo), where To = 290K, P<sub>BLOCK</sub> in mW, k is Boltzmann's constant = 1.381 x 10<sup>(-23)</sup> J/K, and Lcn = 10<sup>(Lc/10)</sup>, Lc is the conversion loss. Noise figure under-blocking in dB is NF<sub>BLOCK</sub> = 10 x log (F<sub>BLOCK</sub>). Refer to *Application Note 3632*.







///XI///

**MAX2021** 

4



Typical Operating Characteristics (continued)



\_\_\_\_\_

6

-180 -15

-10 -5

0

OUTPUT POWER (dBm)


5

10 15

<u>///XI///</u>

### Typical Operating Characteristics

(MAX2021 Typical Application Circuit, V<sub>CC</sub> = +4.75V to +5.25V, GND = 0V, I/Q differential inputs driven from a 100Ω DC-coupled source, 0V common-mode input,  $P_{RF} = 5dBm$ ,  $P_{LO} = 0dBm$ , 750MHz  $\leq f_{LO} \leq 1200$ MHz, 50 $\Omega$  LO and RF system impedance, R1 = 432 $\Omega$ ,  $R2 = 619\Omega$ ,  $R3 = 332\Omega$ ,  $T_C = -40^{\circ}C$  to  $+85^{\circ}C$ . Typical values are at  $V_{CC} = +5V$ ,  $f_{LO} = 900$ MHz,  $T_C = +25^{\circ}C$ , unless otherwise noted.)



### **Pin Description**

PIN	NAME	FUNCTION			
1, 5, 9–12, 14, 16–19, 22, 24, 27–30, 32, 34, 35, 36	GND	Ground			
2	RBIASLO3	3rd LO Amplifier Bias. Connect a 332 $\Omega$ resistor to ground.			
3	VCCLOA	LO Input Buffer Amplifier Supply Voltage. Bypass to GND with 33pF and 0.1 $\mu$ F capacitors as close to the pin as possible.			
4	LO	Local Oscillator Input. 50 $\Omega$ input impedance.			
6	RBIASLO1	1st LO Input Buffer Amplifier Bias. Connect a 432 $\Omega$ resistor to ground.			
7	N.C.	No Connection. Leave unconnected.			
8	RBIASLO2	2nd LO Amplifier Bias. Connect a 619 $\Omega$ resistor to ground.			
13	VCCLOI1	I-Channel 1st LO Amplifier Supply Voltage. Bypass to GND with 33pF and $0.1\mu$ F capacitors as close to the pin as possible.			
15	VCCLOI2	I-Channel 2nd LO Amplifier Supply Voltage. Bypass to GND with 33pF and 0.1 $\mu F$ capacitors as close to the pin as possible.			
20	BBI+	Baseband In-Phase Noninverting Port			
21	BBI-	Baseband In-Phase Inverting Port			
23	RF	RF Port			
25	BBQ-	Baseband Quadrature Inverting Port			
26	BBQ+	Baseband Quadrature Noninverting Port			
31	VCCLOQ2	Q-Channel 2nd LO Amplifier Supply Voltage. Bypass to GND with 33pF and $0.1\mu\text{F}$ capacitors as close to the pin as possible.			
33	VCCLOQ1	Q-Channel 1st LO Amplifier Supply Voltage. Bypass to GND with 33pF and 0.1 $\mu F$ capacitors as close to the pin as possible.			
EP	GND	Exposed Ground Paddle. The exposed paddle <b>MUST</b> be soldered to the ground plane using multiple vias.			

### **Detailed Description**

The MAX2021 is designed for upconverting differential in-phase (I) and quadrature (Q) inputs from baseband to a 750MHz to 1200MHz RF frequency range. The device can also be used as a demodulator, downconverting an RF input signal directly to baseband. Applications include RFID handheld and portal readers, as well as single and multicarrier GSM/EDGE, cdma2000, WCDMA, and iDEN base stations. Direct conversion architectures are advantageous since they significantly reduce transmitter or receiver cost, part count, and power consumption as compared to traditional IF-based double conversion systems.

The MAX2021 integrates internal baluns, an LO buffer, a phase splitter, two LO driver amplifiers, two matched double-balanced passive mixers, and a wideband quadrature combiner. The MAX2021's high-linearity mixers, in conjuction with the part's precise in-phase and quadrature channel matching, enable the device to possess excellent dynamic range, ACLR, 1dB compression

point, and LO and sideband suppression characteristics. These features make the MAX2021 ideal for fourcarrier WCDMA operation.

#### LO Input Balun, LO Buffer, and Phase Splitter

The MAX2021 requires a single-ended LO input, with a nominal power of 0dBm. An internal low-loss balun at the LO input converts the single-ended LO signal to a differential signal at the LO buffer input. In addition, the internal balun matches the buffer's input impedance to  $50\Omega$  over the entire band of operation.

The output of the LO buffer goes through a phase splitter, which generates a second LO signal that is shifted by 90° with respect to the original. The 0° and 90° LO signals drive the I and Q mixers, respectively.

#### LO Driver

Following the phase splitter, the 0° and 90° LO signals are each amplified by a two-stage amplifier to drive the I and Q mixers. The amplifier boosts the level of the LO



signals to compensate for any changes in LO drive levels. The two-stage LO amplifier allows a wide input power range for the LO drive. The MAX2021 can tolerate LO level swings from -6dBm to +3dBm.

#### **I/Q Modulator**

The MAX2021 modulator is composed of a pair of matched double-balanced passive mixers and a balun. The I and Q differential baseband inputs accept signals from DC to 300MHz with differential amplitudes up to 4VP-P. The wide input bandwidths allow operation of the MAX2021 as either a direct RF modulator or as an image-reject mixer. The wide common-mode compliance range allows for direct interface with the baseband DACs. No active buffer circuitry is required between the baseband DACs and the MAX2021 for cdma2000 and WCDMA applications.

The I and Q signals directly modulate the 0° and 90° LO signals and are upconverted to the RF frequency. The outputs of the I and Q mixers are combined through a balun to produce a singled-ended RF output.

### Applications Information

#### LO Input Drive

The LO input of the MAX2021 is internally matched to  $50\Omega$ , and requires a single-ended drive at a 750MHz to 1200MHz frequency range. An integrated balun converts the singled-ended input signal to a differential signal at the LO buffer differential input. An external DC-blocking capacitor is the only external part required at this interface. The LO input power should be within the -6dBm to +3dBm range. An LO input power of -3dBm is recommended for best overall peformance.

#### **Baseband I/Q Input Drive**

Drive the MAX2021 I and Q baseband inputs differentially for best performance. The baseband inputs have a 53 $\Omega$  differential input impedance. The optimum source impedance for the I and Q inputs is  $100\Omega$  differential. This source impedance achieves the optimal signal transfer to the I and Q inputs, and the optimum output RF impedance match. The MAX2021 can accept input power levels of up to +20dBm on the I and Q inputs. Operation with complex waveforms, such as CDMA carriers or GSM signals, utilize input power levels that are far lower. This lower power operation is made necessary by the high peak-to-average ratios of these complex waveforms. The peak signals must be kept below the compression level of the MAX2021. The input common-mode voltage should be confined to the -3.5V to +3.5V DC range.

The MAX2021 is designed to interface directly with Maxim high-speed DACs. This generates an ideal total

Such DACs include the MAX5875 series of dual DACs, and the MAX5895 dual interpolating DAC. These DACs have ground-referenced differential current outputs. Typical termination of each DAC output into a 50 $\Omega$  load resistor to ground, and a 10mA nominal DC output current results in a 0.5V common-mode DC level into the modulator I/Q inputs. The nominal signal level provided by the DACs will be in the -12dBm range for a single CDMA or WCDMA carrier, reducing to -18dBm per carrier for a four-carrier application.

transmitter lineup, with minimal ancillary circuit elements.

The I/Q input bandwidth is greater than 50MHz at -0.1dB response. The direct connection of the DAC to the MAX2021 ensures the maximum signal fidelity, with no performance-limiting baseband amplifiers required. The DAC output can be passed through a lowpass filter to remove the image frequencies from the DAC's output response. The MAX5895 dual interpolating DAC can be operated at interpolation rates up to x8. This has the benefit of moving the DAC image frequencies to a very high, remote frequency, easing the design of the baseband filters. The DAC's output noise floor and interpolation filter stopband attenuation are sufficiently good to ensure that the 3GPP noise floor requirement is met for large frequency offsets, 60MHz for example, with no filtering required on the RF output of the modulator.

Figure 1 illustrates the ease and efficiency of interfacing the MAX2021 with a Maxim DAC, in this case the MAX5895 dual 16-bit interpolating-modulating DAC.




Figure 1. MAX5895 DAC Interfaced with MAX2021

The MAX5895 DAC has programmable gain and differential offset controls built in. These can be used to optimize the LO leakage and sideband suppression of the MAX2021 quadrature modulator.

#### **RF** Output

The MAX2021 utilizes an internal passive mixer architecture that enables the device to possess an exceptionally low-output noise floor. With such architectures, the total output noise is typically a power summation of the theoretical thermal noise (KTB) and the noise contribution from the on-chip LO buffer circuitry. As demonstrated in the *Typical Operating Characteristics*, the MAX2021's output noise approaches the thermal limit of -174dBm/Hz for lower output power levels. As the output power increases, the noise level tracks the noise contribution from the LO buffer circuitry, which is approximately -168dBc/Hz.

The I/Q input power levels and the insertion loss of the device determine the RF output power level. The input power is a function of the delivered input I and Q voltages to the internal 50 $\Omega$  termination. For simple sinusoidal baseband signals, a level of 89mVp-p differential on the I and the Q inputs results in a -17dBm input power level delivered to the I and Q internal 50 $\Omega$  terminations. This results in an RF output power of -23.2dBm.

#### **External Diplexer**

LO leakage at the RF port can be nulled to a level less than -80dBm by introducing DC offsets at the I and Q ports. However, this null at the RF port can be compro-




Figure 2. Diplexer Network Recommended for GSM 900 Transmitter Applications

mised by an improperly terminated I/Q IF interface. Care must be taken to match the I/Q ports to the driving DAC circuitry. Without matching, the LO's second-order ( $2f_{LO}$ ) term may leak back into the modulator's I/Q input port where it can mix with the internal LO signal to produce additional LO leakage at the RF output. This leakage effectively counteracts against the LO nulling. In addition, the LO signal reflected at the I/Q IF port produces a residual DC term that can disturb the nulling condition.

As demonstrated in Figure 2, providing an RC termination on each of the I+, I-, Q+, Q- ports reduces the amount of LO leakage present at the RF port under varying temperature, LO frequency, and baseband drive conditions. See the *Typical Operating Characteristics* for details. Note that the resistor value is chosen to be 100 $\Omega$  with a corner frequency 1 / (2 $\pi$ RC) selected to adequately filter the f<sub>LO</sub> and 2f<sub>LO</sub> leakage, yet not affecting the flatness of the baseband response at the highest baseband frequency. The common-mode f<sub>LO</sub> and 2f<sub>LO</sub> signals at I+/I- and Q+/Q- effectively see the RC networks and thus become terminated in 50 $\Omega$  (R/2). The RC network provides a path for absorbing the 2f<sub>LO</sub> and f<sub>LO</sub> leakage, while the inductor provides high impedance at f<sub>LO</sub> and 2f<sub>LO</sub> to help the diplexing process.

#### **RF Demodulator**

The MAX2021 can also be used as an RF demodulator, downconverting an RF input signal directly to baseband. The single-ended RF input accepts signals from 750MHz to 1200MHz with power levels up to +30dBm. The passive mixer architecture produces a conversion loss of typically 9.2dB. The downconverter is optimized for high linearity and excellent noise performance, typically with a +35.2dBm IIP3, a P1dB of greater than +30dBm, and a 9.3dB noise figure.

A wide I/Q port bandwidth allows the port to be used as an image-reject mixer for downconversion to a quadrature IF frequency.

The RF and LO inputs are internally matched to  $50\Omega$ . Thus, no matching components are required, and only DC-blocking capacitors are needed for interfacing.

#### Power Scaling with Changes to the Bias Resistors

Bias currents for the LO buffers are optimized by fine tuning resistors R1, R2, and R3. Maxim recommends using  $\pm$ 1%-tolerant resistors; however, standard  $\pm$ 5% values can be used if the  $\pm$ 1% components are not readily available. The resistor values shown in the *Typical Application Circuit* were chosen to provide peak performance for the entire 750MHz to 1200MHz band. If desired, the current can be backed off from this nominal value by choosing different values for R1,



AAX2021

LO FREQ (MHz)	RF FREQ (MHz)	R1 (Ω)	R2 (Ω)	R3 (Ω)	I <sub>CC</sub> (mA)	OIP3 (dBm)	LO LEAK (dBm)	IMAGE REJ (dBc)	OIP2 (dBm)
		420	620	330	271	19.6	-32.1	23.9	50.5
		453	665	360	253	21.9	-32.7	34.0	51.0
800	801.8	499	698	402	229	18.9	-33.7	30.0	52.6
		549	806	464	205	15.7	-34.4	23.7	46.0
		650	1000	550	173	13.6	-34.2	23.3	32.3
								·	
		420	620	330	271	20.7	-31.4	43.4	54.0
		453	665	360	253	21.6	-31.6	42.4	55.4
900	901.8	499	698	402	229	20.6	-31.8	42.7	59.8
		549	806	464	205	19.0	-31.9	40.3	50.7
		650	1000	550	173	14.9	-30.5	25.0	34.6
		420	620	330	271	22.4	-32.8	39.3	55.5
		453	665	360	253	22.2	-33.2	39.1	56.3
1000	1001.8	499	698	402	229	19.9	-33.8	43.5	55.0
		549	806	464	205	17.6	-34.8	40.5	51.4
		650	1000	550	173	14.6	-33.9	36.8	32.8

Table 1. Typical Performance Trade-Offs as a Function of Current Draw—Modulator Mode

**Note:**  $V_{CC} = 5V$ ,  $P_{LO} = 0dBm$ ,  $T_A = +25^{\circ}C$ , I/Q voltage levels =  $1.4V_{P-P}$  differential.

R2, and R3. Tables 1 and 2 outline the performance trade-offs that can be expected for various combinations of these bias resistors. As noted within the tables, the performance trade-offs may be more pronounced for different operating frequencies. Contact the factory for additional details.

#### Layout Considerations

A properly designed PC board is an essential part of any RF/microwave circuit. Keep RF signal lines as short as possible to reduce losses, radiation, and inductance. For the best performance, route the ground pin traces directly to the exposed pad under the package. The PC board exposed paddle **MUST** be connected to the ground plane of the PC board. It is suggested that multiple vias be used to connect this pad to the lowerlevel ground planes. This method provides a good RF/thermal conduction path for the device. Solder the exposed pad on the bottom of the device package to the PC board. The MAX2021 evaluation kit can be used as a reference for board layout. Gerber files are available upon request at www.maxim-ic.com.

#### **Power-Supply Bypassing**

Proper voltage-supply bypassing is essential for high-frequency circuit stability. Bypass all VCC\_ pins with

33pF and  $0.1\mu F$  capacitors placed as close to the pins as possible. The smallest capacitor should be placed closest to the device.

To achieve optimum performance, use good voltagesupply layout techniques. The MAX2021 has several RF processing stages that use the various VCC\_ pins, and while they have on-chip decoupling, off-chip interaction between them may degrade gain, linearity, carrier suppression, and output power-control range. Excessive coupling between stages may degrade stability.

**Exposed Pad RF/Thermal Considerations** The EP of the MAX2021's 36-pin thin QFN-EP package provides a low thermal-resistance path to the die. It is important that the PC board on which the IC is mounted be designed to conduct heat from this contact. In addition, the EP provides a low-inductance RF ground path for the device.


The exposed paddle (EP) **MUST** be soldered to a ground plane on the PC board either directly or through an array of plated via holes. An array of 9 vias, in a 3 x 3 array, is suggested. Soldering the pad to ground is critical for efficient heat transfer. Use a solid ground plane wherever possible.




LO FREQ (MHz)	RF FREQ (MHz)	R1 (Ω)	R2 (Ω)	R3 (Ω)	ICC (mA)	CONVERSION LOSS (dB)	llP3 (dBm)	57MHz IIP2 (dBm)
		420	620	330	269	9.8	33.85	62.1
		453	665	360	254	9.83	33.98	62.9
800	771	499	698	402	230	9.81	32.2	66.6
		549	806	464	207	9.84	31.1	66.86
		650	1000	550	173	9.95	29.87	65.25
			•			· · ·		
		420	620	330	269	9.21	33.1	68
	[	453	665	360	254	9.25	33.9	66.87
900	871	499	698	402	230	9.36	34.77	66.7
		549	806	464	207	9.39	35.3	66.6
		650	1000	550	173	9.46	32	64.64
		420	620	330	269	9.47	34.9	> 77.7
		453	665	360	254	9.5	35.4	> 77.5
1000	971	499	698	402	230	9.53	34.58	> 76.5
		549	806	464	207	9.5	33.15	> 76.5
		650	1000	550	173	9.61	31.5	76

Table 2. Typical Performance Trade-Offs as a Function of Current Draw—Demodulator Mode

**Note:** Used on PC board 180° combiners and off PC board quadrature combiner with  $V_{CC} = 5V$ ,  $P_{RF} = -3dBm$ ,  $P_{LO} = 0dBm$ ,  $T_A = +25^{\circ}C$ , IF1 = 28MHz, IF2 = 29MHz.



### Pin Configuration/Functional Diagram



### Table 3. Component List Referring to the Typical Application Circuit

COMPONENT	VALUE	DESCRIPTION
C1, C6, C7, C10, C13	33pF	33pF ±5%, 50V C0G ceramic capacitors (0402)
C2, C5, C8, C11, C12	0.1µF	0.1µF ±10%, 16V X7R ceramic capacitors (0603)
C3	82pF	82pF ±5%, 50V C0G ceramic capacitor (0402)
C9	8.2pF	8.2pF ±0.1pF, 50V C0G ceramic capacitor (0402)
R1	432Ω	432Ω ±1% resistor (0402)
R2	619Ω	619Ω ±1% resistor (0402)
R3	332Ω	332Ω ±1% resistor (0402)

### **Chip Information**

PROCESS: SiGe BiCMOS

For the latest package outline information, go to **www.maxim-ic.com/packages**.

Package Information

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14

\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products

Printed USA maxim is a registered trademark of Maxim Integrated Products, Inc.