DataShe

# Am1702A

256 x 8-Bit Programmable ROM

#### DISTINCTIVE CHARACTERISTICS

- Access times down to 550 nanoseconds
- 100% tested for programmability
- Inputs and outputs TTL compatible

- Three-state output wired-OR capability
- Typical programming time of less than 2 minutes/device
- Clocked VGG mode for lower power dissipation

### **GENERAL DESCRIPTION**


The Am1702A is a 2048-bit electrically programmable ultraviolet light erasable Read Only Memory. It is organized as 256 by 8 bits. It is packaged in a 24 pin dual in-line hermetic cerdip package with a foggy lid.

The transparent lid allows the user to erase any previously stored bit pattern by exposing the die to an ultraviolet (UV)

light source. Initially, and after each erasure, all 2048 bits are in the zero state (output low). The data is selectively written into specified address locations by writing in ones.

A low power version, the Am1702AL, is available which permits the VGG input to be clocked for lower average power dissipation.

#### **BLOCK DIAGRAM**



#### PRODUCT SELECTOR GUIDE


Access Time (ns)					
1000	650	550	VGG		
Am1702A	Am1702A-2	Am1702A-1	No		
Am1702AL	Am1702AL-2	Am1702AL-1	Yes		
Am9702AHDL	Am9702A-2HDL	Am9702A-1HDL	No		
Am90702ALHDL	Am9702AL-2HDL	Am9702AL-1HDL	Yes		

04989A


6-1

www.DataSheet4U.com

DataSheet4U.com



#### **ORDERING INFORMATION**



Valid Combinations						
		Clocked VGG				
Am1702A Am1702A-2 Am1702A-1	DC, DC, DC	NO				
Am1702AL Am1702AL-2 Am1702AL-1	DL, DL, DL	YES				
Am9702AHDL Am9702A-2HDL Am9702AL-1HDL	DL, DL, DL	NO NO				
Am90702AL-HDL Am90702AL-2HDL Am90702AL-1HDL	DL	YES				

et4U.com

04989A

### PROGRAMMING THE Am1702A

Each storage node in the Am1702A consists of an MOS transistor whose gate is not connected to any circuit element. The transistors are all normally off, making all outputs LOW in an unprogrammed device. A bit is programmed to a HIGH by applying a large negative voltage to the MOS transistor; electrons tunnel through the gate insulation onto the gate itself. When the programming voltage is removed, a charge is left on the gate which holds the transistor on. Since the gate is completely isolated, there is no path by which the charge can escape, except for random high energy electrons which might retunnel through the gate insulation. Under ordinary conditions retunneling is not significant. The application of high energy to the chip through X-rays or UV light (via the quartz window) raises energy levels so that the charge can escape from the gate region, erasing the program and restoring the device to all LOW.

In order to program a specified byte, all 8 address lines must be in the binary complement of the address desired when pulsed VDD and VGG move to their negative level. The complemented address must be stable for at least tACW before VDD and VGG make their negative transitions. The voltage swing of the address lines during programming is between –47V ±1V and 0V. The addresses must then make a transition to the true state at least tATW before the program pulse is applied. For good data retention, the addresses should be programmed in sequence from 0 to 255, a minimum of 32 times. DO1 through DO8 are used as the data inputs to program the desired pattern. A low level at the data input

(-47V  $\pm$ 1V) will program the selected bit to 1 and a high level (0V) will program it to a 0. All 8 bits addressed are programmed simultaneously.

Programming Boards are available for the Data I/O automatic programmer (part number 1010/1011), for the Spectrum Dynamics programmer (part number 434-549), and for the Pro-Log programmer (part number PM9001).

#### ERASING THE Am1702A

The Am1702A may be erased (restored to all LOW's) by exposing the die to ultraviolet light from a high intensity source. The recommended dosage is 6 W-sec/cm² at a wavelength of 2537 Å. The Ultraviolet Products, Inc., models UVS-54 or S-52 can erase the Am1702A in about 15 minutes, with the devices held one inch from the lamp. (Caution should be used when Am1702A's are inspected under fluorescent lamps after being programmed, as some fluorescent lamps may emit sufficient UV to erase or "soften" the PROM.)

#### CAUTION

Ultraviolet radiation is invisible and can damage human eyes. Precautions should be taken to avoid exposure to direct or reflected ultraviolet radiation. It will often be convenient to fully enclose the ultraviolet source and the EROMs being erased to prevent accidental exposure.

Ultraviolet lamps can also ionize oxygen and create ozone which is harmful to humans. Erasing should be carried out in a well ventilated area in order to minimize the concentration of ozone.


#### **PROGRAMMING**

		Test Conditions	Min	Тур	Max	Units	
Symbol	Parameter				10	mA	ı
ILI1P	Input Current, Address and Data	V <sub>I</sub> = -48V			10	mA	ĺ
Li2P	Input Current, Program and VGG Inputs	V <sub>1</sub> = -48V		0.05		· mA	1
IBB	V <sub>BB</sub> Current Data	Sheet/U com V <sub>DD</sub> = V <sub>Prog</sub> = -48V, V <sub>GG</sub> = -35V		200	Note 8	mA <sub>□ai</sub>	a
IDOP	IDD Current During Programming Pulse	V <sub>DD</sub> = V <sub>Prog</sub> = -46V, V <sub>GG</sub> = -55V		<del>                                     </del>	0.3	Volts	Ĩ
VIHP	Input HIGH Voltage			1	-48	Volts	l
	Voltage Applied to Output to		-46	<u> </u>		, , ,	1
V <sub>IL1P</sub>	Program a HIGH		-40		- 48	Volts	1
V <sub>IL2P</sub>	Input LOW Level on Address Inputs		-46		-48	Votts	l
V <sub>IL3P</sub>	Voltage Applied to VDD and Program Inputs		-35	╁	-40	Volts	]
V <sub>IL4P</sub>	Voltage Applied to VGG Input	- 19V		+-	3.0	ms	1
t <sub>Φ</sub> PW	Programming Pulse Width	V <sub>GG</sub> = -35V, V <sub>DD</sub> = V <sub>Prog</sub> = -48V	25	-		μs	]
t <sub>DW</sub>	Data Set-up Time		10			μѕ	]
t <sub>DH</sub>	Data Hold Time	<u>·                                      </u>	100	1		μs	]
tvw	V <sub>GG</sub> and V <sub>DD</sub> Set-up Time		10		100	μs	]
tvp	VGG and VDD Hold Time		25	1		μs	_
tacw	Address Set-up Time (Complement)		25			μз	
†ACH	Address Hold Time (Complement)		10			μs	$\rfloor$
tATW	Address Set-up Time (True)		10		1	μs	
t <sub>ATH</sub>	Address Hold Time (True)				20	%	
7311	Duty Cycle						٦

et4U.com

04989A

No. | Limite



DataSheet4U.com

et4U.com

6-4

04989A www.DataSheet4U.com

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	65°C to +150°C
Ambient Temperature with	45 5 15 7 700 6
Power Applied	55°C to +85°C
input and Supply Voltages	
Operating	V <sub>CC</sub> -20V to V <sub>CC</sub> +0.5V
Programming	
Power Dissipation	10W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voitages.

#### **OPERATING RANGES**

## DC CHARACTERISTICS over operating range unless otherwise specified

<b>^.</b> ь .			Am1702A Am9702A			Am1702AL Am9702AL			T	
	Parameter		Test Conditions		Тур	Max	Min	Тур	Max	Units
ICF1	Output Clamp Current	<del></del>	°C, V <sub>O</sub> = -1.0V		8	14		5.5	8	mA
ICF2	Output Clamp Current	T <sub>A</sub> = 2	5°C, V <sub>O</sub> = -1.0V			13		5	7	mA
I <sub>DD0</sub>		V <sub>GG</sub> =	V <sub>CC</sub> , I <sub>OL</sub> = 0mA V <sub>CC</sub> -2.0, T <sub>A</sub> = 25°C					7	10	mA
IDD1	V <sub>DD</sub> Current (Note 4)	lot = (	OmA, VCS = VCC-2.0,TA = 25°C		35	50	-	35	50	mA
I <sub>DD2</sub>	]	IOL = (	IOL = 0mA,VCS = 0, TA = 25°C		32	46	-	32	46	mA
I <sub>DD3</sub>		I <sub>OL</sub> = 0mA, V <del>CS</del> = V <sub>CC</sub> -2.0,T <sub>A</sub> = 0°C			38	60		38	60	mA
lgg	V <sub>GG</sub> Current					1.0			1.0	μΑ
<u> </u>	Input Leakage Current	V <sub>I</sub> = 0\	V <sub>I</sub> = 0V			1.0			1.0	μA
JLO .	Output Leakage Current	<u>cs</u> = v	CS = V <sub>CC</sub> −2.0, V <sub>O</sub> = 0V			1.0			1.0	μA
Юн	Output Source Current	Vo = 0	V <sub>O</sub> = 0V		-		-2.0		1.0	mA
loL	Output Sink Current	Vo = 0	V <sub>O</sub> = 0.45V		4		2.0			mA
V <sub>IH</sub>	Input HIGH Level		DataSheet4U.com			V <sub>CC</sub> + 0.3	V <sub>CC</sub> -2.0		V <sub>CC</sub> + 0.3	Volts
VIL	Input LOW Level			-1.0		0.65	-1.0		0.65	Volts
VOH	Output HIGH Level	IOH = -	200μΑ	3.5	4.5		3.5	4.5	5.05	Volts
VOL	Output LOW Level	1.	1.6mA		-3.0	0.45				10/13
VOL.		lor	2.0mA					-	0.4	Volts
CI	Input Capacitance							8	15	pF
Co	Output Capacitance	T <sub>A</sub> = 25	°C sed pins are at V <sub>CC</sub>				<del>-  </del>	10	15	pF pF
CvGG	V <sub>GG</sub> Capacitance	7	and burn and at ACC.				<del>-</del>		30	ρF

et4U.com

- 1. During read operations VGG may be clocked high to reduce power consumption. This involves swinging VGG up to VCC. See "Clocked VGG Operation". This mode is possible only with the Am1702AL.
- 2. During Read operations:

Pins 12, 13, 15, 22,  $23 = +5.0V \pm 5\%$ 

Pins 16,  $24 = -9.0V \pm 5\%$ 

**During Program operations:** 

tA = 25°C

Pins 12, 22, 23 = 0V

Pins 13, 24 are pulsed low from 0V to  $-47V \pm 1V$ 

Pin  $15 = +12.0V \pm 10\%$ 

Pin 16 is pulsed low from 0V to -37.5V ±2.5V


- 3. Typical values are for TA = 25°C, nominal supply voltages and nominal processing parameters.
- 4. IDD may be reduced by pulsing the VGG supply between VCC and -9V. VDD current will be directly proportional to the VGG duty cycle. The data outputs will be unaffected by address or chip select changes while VGG is at VCC. For this option specify AM1702AL.
- 5. VIL = 0V, VIH = 4.0V, tr = tf  $\leq$  50ns, Load = 1 TTL gate.
- 6. The output will remain valid for tOHC after the VGG pin is raised to VCC, even if address change occurs.
- 7. These parameters are guaranteed by design and are not 100% tested.
- 8. Do not allow IDD to exceed 300mA for more than 100µsec.

04989A www.DataSheet4U.com


**Am1702A** 

#### DC OPERATING CHARACTERISTICS


Access Time
Versus Load Capacitance




Access Time
Versus Temperature




Average Current Versus
Duty Cycle for Clocked VGG



IDD Current Versus Temperature




Output Current Versus VDD Supply Voltage




DataShe

Output Current Versus Temperature



Output Sink Current Versus Output Voltage



04989


et4U.com

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified


No.	Symbol	Description	Am17 Am9	Am1702A-1 Am1702AL-1 Am9702A-1 Am9702AL-1			Am1702A Am1702AL Am9702A Am9702AL			
			Min	Max	Min	Max	Min	Max	Unit	
1	tACC	Address to Output Access Time		550		650		1000	ns	
2	tco	Output Delay from CS		450		350		900	ns	
3	rcs	Chip Select Delay		100		300		100	ns	
4	tovag	Set-up Time, V <sub>GG</sub>	0.3		0.3		0.4		μ\$	
5	top	Output Deselect		300		300		300	ns	
6	t <sub>DH</sub>	Previous Read Data Valid		100		100		100	ns	
7	tонс	Data Out Valid from V <sub>GG</sub> (Note 6)		5.0		5.0		5.0	μs	
8	freq.	Repetition Rate		1.8		1.6		1.0	MHz	

#### **SWITCHING WAVEFORMS**

### **READ OPERATION** (Note 2)



#### **DESELECTION**



Note 1: CLOCKED VGG OPERATION

The VGG input may be clocked between +5V (VCC) and -9V to save power. To read the data, the chip select ( $\overline{CS}$ ) must be low ( $\leq$  VIL) and the VGG level must be lowered to -9V at least tDVGG prior to the address selection. Once the data has appeared at the output and the access time has elapsed, VGG

may be raised to +5V. The data output will remain stable for tOHC. To deselect the chip,  $\overline{\text{CS}}$  is raised to  $\geqslant$  VIH, and the output will go the high impedance state after tOD. The chip will be deselected when  $\overline{\text{CS}}$  is raised to VIH whether the VGG is at +5V or at -9V.

04989A

6-7

www.DataSheet4U.com

et4U.com