DALLAS
SEMICONDUCTOR

# DS1234
Conditional Nonvolatile Controller Chip

FEATURES

- Converts CMOS static RAMs into nonvolatile memories

- Software-controlled write inhibit

- Software-controlled battery disconnect extends battery life

- Unconditionally write protects when V_{CC} is out of tolerance

- Consumes less than 100 nA of battery current

- Power fail signal can be used to interrupt processor on power failure

- Low forward voltage drop on the V_{CC} switch

- Optional 16-pin SOIC surface mount package

PIN ASSIGNMENT

VCCO	1		14	VCCI
NC	2		13	VBAT
$\overline{CEI}$	3		12	A3
$\overline{WEI}$	4		11	A2
$\overline{CEO}$	5		10	A1
$\overline{WEO}$	6		9	A0
GND	7		8	$\overline{PF}$

DS1234 14-Pin DIP (300 MIL)
See Mech. Drawings Section

VCCO	1		16	VCCI
NC	2		15	VBAT
NC	3		14	NC
$\overline{CEI}$	4		13	A3
$\overline{WEI}$	5		12	A2
$\overline{CEO}$	6		11	A1
$\overline{WEO}$	7		10	A0
GND	8		9	$\overline{PF}$

DS1234S 16-Pin SOIC (300 MIL)
See Mech. Drawings Section

PIN DESCRIPTION

V_{CCO}	–	RAM Supply
NC	–	No Connection
$\overline{CEI}$	–	Chip Enable Input
$\overline{WEI}$	–	Write Enable Input
$\overline{CEO}$	–	Chip Enable Output to RAM
$\overline{WEO}$	–	Write Enable Output to RAM
GND	–	Ground
$\overline{PF}$	–	Power Fail Output
A0-A3	–	Address Inputs
V_{BAT}	–	Battery Input
V_{CCI}	–	+5V Supply

DESCRIPTION

The DS1234 is a CMOS circuit that converts CMOS RAM into nonvolatile memory and adds two software selectable switches. Incoming power is monitored for an out-of-tolerance condition. When such a condition is detected, chip enable and write enable to the RAM are inhibited to accomplish write protection, and the battery is switched on to supply the memory with uninterrupted power. The two software selectable switches provided by the DS1234 are capable of inhibiting both the write enable to the RAM and the battery backup circuitry by a pattern recognition sequence across four address lines. Inhibiting the write enable to the nonvolatile RAM provides data integrity by isolating the memory contents from external change. The second switch provides added flexibility and increases battery life to the system by enabling/disabling the battery for shipment or storage, or when battery backup is not needed.

OPERATION

The DS1234 Conditional Nonvolatile Controller performs three circuit functions required to battery back up a RAM. First, a switch is provided to direct power from the battery or the incoming supply (V_{CCI}), depending on which is greater. This switch has a voltage drop of less than 0.2V. The second function is power fail detection. The DS1234 constantly monitors the incoming supply. When the supply goes out-of-tolerance, a comparator detects power fail and inhibits chip enable and write enable. The threshold voltage, V_{TP}, at which power fail is detected is defined as 1.26 times V_{BAT}. The third function of write protection is accomplished by holding the $\overline{CEO}$ and $\overline{WEO}$ output signals to within 0.2 volts of the V_{CCI} or battery supply.

In addition to the nonvolatile controller functions, the DS1234 supplies two software-selectable switches for master control of the write enable and the nonvolatile controller itself. The switches are controlled by a 16-cycle pattern recognition sequence across four address lines (see Tables 1 and 2). Prior to entering the pattern recognition sequence that will define the two switch settings, a read cycle of 1111 on address inputs A0 through A3 should be executed to initialize the compare pointer of clock zero. Each four-bit compare word is clocked into the DS1234 on the negative edge of $\overline{CEI}$. A0, A1 and A2 must match the compare pattern on all 16 consecutive cycles while A3 must match only the first eleven; the last five are used to define the switch settings. The eleventh address cycle, starting at zero, defines the switch that inhibits the write enable to the RAM ($\overline{WEO}$). A logic one in this location allows read/write operations so that $\overline{WEO}$ will follow $\overline{WEI}$ and data can be updated. A zero on cycle eleven turns the RAM into a read-only memory (ROM). The next four address cycles, 12 thorough 15, define whether the nonvolatile controller operation is enabled or disabled. A bit pattern of 1010 activates the nonvolatile controller; data in the RAM is maintained on power loss. Any pattern other than 1010 will disable the nonvolatile controller operation.

At the completion of the 16th cycle, if the pattern recognition sequence is correct, the switch settings defined in cycles 11 though 15 are transferred and are active for the next memory cycle. When external battery power is applied for the first time, the DS1234 will come up with the nonvolatile controller off. Upon initial V_{CC} power, the write enable will be set in read/write operation ($\overline{WEI}=\overline{WEO}$).

CONTROLLER TO MEMORY INTERFACE Figure 1

ADDRESS INPUT PATTERN Table 1

Address Inputs	CYCLE NUMBER															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A3	1	0	1	0	0	0	1	1	0	1	0	*	*	*	*	*
A2	0	1	0	1	1	1	0	0	1	0	1	0	0	0	1	1
A1	1	0	1	0	0	0	1	1	0	1	0	1	1	1	0	0
A0	0	1	0	1	1	1	0	0	1	0	1	0	0	0	1	1

CONTROL SELECT Table 2

$\overline{WEI}$ Battery Control					Operation
11	12	13	14	15	
0	X	X	X	X	Read Only Operation
1	X	X	X	X	Read/Write Operation
X	1	0	1	0	Enables Nonvolatile Controller*

X = Don't Care   *Any other combination turns controller off

ABSOLUTE MAXIMUM RATINGS*

Voltage on any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	0°C to 70°C
Storage Temperature	-55°C to +125°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	V_{CCI}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.2		$V_{CC}+0.3$	V	1
Input Low Voltage	V_{IL}	-0.3		+0.8	V	1
Battery Voltage	V_{BAT}	2.5		3.5	V	

DC ELECTRICAL CHARACTERISTICS (0°C to 70°C; $V_{CCI}=5V \pm 10\%$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Current	I_{CCI}			5	mA	2
Supply Current @ $V_{CCO} = V_{CCI}$ - 0.2	I_{CCO}			80	mA	3
Input Leakage	I_{IL}	-1.0		+1.0	µA	
Output Leakage	I_{LO}	-1.0		+1.0	µA	
Output Current @ 2.4V	I_{OH}	-1.0			mA	4
Output Current @ 0.4V	I_{OL}			4.0	mA	4

(0°C to 70°C; $V_{CCI}=< V_{BAT}$)

$\overline{CEO}$, $\overline{WEO}$ Output	V_{OHL}	V_{BAT}-0.2			V	6
Battery Current	I_{BAT}			0.1	µA	7
Battery Backup Current @ $V_{CCO} = V_{BAT}$ - 0.3V	I_{CCO1}			100	µA	5

CAPACITANCE (T_A=25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}			5	pF	
Output Capacitance	C_{OU}			7	pF	

AC ELECTRICAL CHARACTERISTIC (0°C to 70°C; V_{CCI} = 5V ± 10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Address Setup	t_{AS}	0			ns	
Address Hold	t_{AH}	50			ns	
Read Recovery	t_{RR}	40			ns	
$\overline{CEI}$ Pulse Width	t_{CW}	110			ns	
Propagation Delay	t_{PD}			20	ns	

(0°C to 70°C; V_{CCI} < V_{TP})

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Recovery at Power Up	t_{REC}			2	ms	
V_{CC} Slew Rate Power Down	t_F	10			μs	
V_{CC} Slew Rate Power Up	t_R	0			μs	
$\overline{CEI}$ High to Power Fail	t_{PF}	0			ns	

TIMING DIAGRAM: SWITCH SETTING

A0–A3

Bit 15

t_{AS}

t_{AW}

t_{CW}

t_{RR}

$\overline{CEI}$

t_{PD}

t_{PD}

$\overline{CEO}$

$\overline{WEI}$

t_{PD}

$\overline{WEO}$

TIMING DIAGRAM: POWER DOWN

$\overline{WEI}, \overline{CEI}$

V_{IH}

V_{IL}

t_{PD}

t_{PF}

t_{PD}

$\overline{WEO}, \overline{CEO}$

V_{IH}

$V_{BAT} - 0.2\ V$

V_{IL}

V_{CCI}

V_{TP}

t_F

V_{BAT}

TIMING DIAGRAM: POWER-UP

NOTES:

1. All voltages are referenced to ground.

2. Measured with V_{CCO}, $\overline{CEO}$ and $\overline{WEO}$ open.

3. I_{CCO} is the maximum average load that the DS1234 can supply to the memories.

4. Measured with a load as shown in Figure 2.

5. I_{CC01} is the maximum average load current that the DS1234 can supply to the memories in the battery back-up mode.

6. $\overline{CEO}$ and $\overline{WEO}$, outputs can only sustain leakage current in the battery backup mode.

7. I_{BAT} is the total load current that the DS1234 uses from the battery input pin with V_{CCO}, $\overline{CEO}$, and $\overline{WEO}$ open.

OUTPUT LOAD Figure 2