

1M x 64/72 DRAM Module

Features

- 168 Pin JEDEC Standard, Unbuffered 8 Byte Dual In-line Memory Module
- 1Mx64, 1Mx72 Extended Data Out Page Mode DIMMs
- · Performance:

		-60	-6R
t _{RAC}	RAS Access Time	60ns	60ns
t _{CAC}	CAS Access Time	15ns	17ns
t _{AA}	Access Time From Address	30ns	30ns
t _{RC}	Cycle Time	104ns	104ns
t _{HPC}	EDO Mode Cycle Time	25ns	25ns

- All inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- Au contacts

- Optimized for byte-write, non-parity, or ECC applications.
- · System Performance Benefits:
 - -Non buffered for increased performance
 - -Reduced noise (35 V_{SS}/V_{CC} pins)
 - -Byte write, byte read accesses
 - -Serial PDs
- Extended Data Out (EDO) Mode, Read-Modify-Write Cycles
- Refresh Modes: RAS-Only, CBR and Hidden Refresh
- 1024 refresh cycles distributed across 16ms
- 10/10 addressing (Row/Column)
- Card Sizes: 5.25" x 1.0" x 0.202" (SOJ)
- · DRAMS in SOJ Packages

Description


IBM11N1645L/IBM11N1735Q industry standard 168-pin 8-byte Dual In-line Memory Modules (DIMMs) which are organized as 1Mx64 and 1Mx72 high speed memory arrays designed with EDO DRAMs for non-parity or ECC applications. The x64 DIMM uses 4 1Mx16 EDO DRAMs and the x72 DIMM uses 4 1Mx16 plus 2 1Mx4 EDO DRAMs (all in SOJ packages). The use of EDO DRAMs allows for a reduction in Page Mode Cycle time from 40ns (Fast Page) to 25ns for 60ns and 6Rns DRAM modules.

The DIMMs use serial presence detects implemented via a serial EEPROM using the two pin I²C protocol. This communication protocol uses Clock

(SCL) and Data I/O (SDA) lines to synchronously clock data between the master (system logic) and the slave EEPROM device (DIMM). The EEPROM device address pins (SA0-2) are brought out to the DIMM tabs to allow 8 unique DIMM/EEPROM addresses. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes of serial PD data are available to the customer.

All IBM 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 5.25" long space-saving footprint. Related products include the unbuffered X72 ECC DIMMs and the buffered DIMMs (x64, x72 parity and x72 ECC Optmized) for applications which can benefit from the on-card buffers.

Card Outline (TSOP version shown)





Pin Description

RAS0, RAS2	Row Address Strobe	V _{CC}	Power (3.3V)
CAS0 - CAS7	Column Address Strobe	V _{SS}	Ground
WE0, WE2	Read/write Input	NC	No Connect
OE0, OE2	Output Enable	DU	Don't Use
A0 - A9	Address Inputs	SCL	Serial Presence Detect Clock Input
DQx	Data Input/Output	SDA	Serial Presence Detect Data Input
CBx	Check Bit Data Input/Output	SA0-2	Serial Presence Detect Address Inputs

Pinout


Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V _{SS}	85	V _{SS}	22	CB1	106	CB5	43	V _{SS}	127	V _{SS}	64	V_{SS}	148	V _{SS}
2	DQ0	86	DQ32	23	V _{SS}	107	V _{SS}	44	OE2	128	DU	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	RAS2	129	NC	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	CAS ₂	130	CAS6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	v_{cc}	110	V _{CC}	47	CAS3	131	CAS ₇	68	V_{SS}	152	V _{SS}
6	V _{CC}	90	V _{CC}	27	W E0	111	DU	48	WE2	132	DU	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	CAS ₀	112	CAS4	49	V _{CC}	133	V _{CC}	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	CAS1	113	CAS ₅	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	RAS0	114	NC	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	ŌĒ0	115	DU	52	CB2	136	CB6	73	Vcc	157	V _{CC}
11	DQ8	95	DQ40	32	V _{SS}	116	V_{SS}	53	CB3	137	CB7	74	DQ28	158	DQ60
12	V_{SS}	96	V_{SS}	33	A0	117	A 1	54	V_{SS}	138	V _{SS}	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	А3	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	A 4	119	A5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	A 7	57	DQ18	141	DQ50	78	V_{SS}	162	V _{SS}
16	DQ12	100	DQ44	37	A8	121	A9	58	DQ19	142	DQ51	79	NC	163	NC
17	DQ13	101	DQ45	38	NC	122	NC	59	V _{CC}	143	V _{CC}	80	NC	164	NC
18	V _{CC}	102	V _{CC}	39	NC	123	NC	60	DQ20	144	DQ52	81	NC	165	SA0
19	DQ14	103	DQ46	40	V _{CC}	124	V _{CC}	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	V _{CC}	125	DU	62	DU	146	DU	83	SCL	167	SA2
21	CB0	105	CB4	42	DU	126	DU	63	NC	147	NC	84	V _{CC}	168	V _{CC}
Note:	All pin assi	gnments	are consi	stent for	all 8 Byte	versions	•								


Ordering Information

Part Number	Organization	Speed	Addr.	Leads	Dimension	Power	Notes
IBM11N1645LB-60J	404.64	60ns 1Mx64			<u> </u>	6	
IBM11N1645LB-6RJ	1MX64	6Rns		۸	F 05%-1 0%- 0 000%	0.01/	1
IBM11N1735QB-60J	484.70	60ns	10/10	Au	5.25"x1.0"x 0.202"	3.3V	**************************************
IBM11N1735QB-6RJ	1Mx72	6Rns					1




x64 DIMM Block Diagram (1 Bank, x16 DRAMs)












x72 DIMM Block Diagram (1 Bank, x16/x4)





Truth Table

Function		RAS	CAS	WE	ŌĒ	Row Address	Column Address	DQx
Standby	********	Н	Н→Х	Х	Х	X	Χ	High Impedance
Read		L	L	Н	L	Row	Col	Valid Data Out
Early-Write		L	L	L	Х	Row	Col	Valid Data In
Late-Write		L	L	H→L	Н	Row	Col	Valid Data In
RMW		L	L	H→L	L→H	Row	Col	Valid Data In/Out
EDO Page Mode - Read 1st Cycle		L	H→L	Н	L	Row	Col	Valid Data Out
Subsequent Cycles		L	H→L	Н	L	N/A	Col	Valid Data Out
EDO Page Mode - Write 1st Cycle		L	H→L	L	Х	Row	Col	Valid Data In
Subsequent Cycles		L	H→L	L	Х	N/A	Col	Valid Data In
EDO Page Mode - RMW 1st Cycle	•••••	L	H→L	H→L	L→H	Row	Col	Valid Data In/Out
Subsequent Cycles		L	H→L	H→L	L→H	N/A	Col	Valid Data In/Out
RAS-Only Refresh		L	Н	Х	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Χ	X	X	High Impedance
		L→H→L	L	Н	L	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	Н	Х	Row	Col	Data In
		Á 10 10 10 10 10 10 10 10 10 10 10 10 10		dan arang menganan arang men	Autoria in income in incom	a Maria da da da da mara da	Sanananananananananananah	



Serial Presence Detect

		*****	SPD Entry Value	Serial PD Data Entry (Hexadecimal)
Byte #	Description			
0	Number of Serial PD Bytes Written during I	Production	128	80
1	Total Number of Bytes in Serial PD device		256	08
2	Fundamental Memory Type	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	EDO	02
3	Number of Row Addresses on Assembly		10	0A
4	Number of Column Addresses on Assembl	у	10	0A
5	Number of DIMM Banks		1	01
6 - 7	Data Width of Assembly	1M x 64	x64	4000
0 - 7	Data Width of Assembly	1M x 72	x72	4800
8	Voltage Interface Level of this Assembly	•••••	LVTTL	01
9	RAS Access		60ns	3C
40	CAS Access		15ns	0F
10	CAS Access		17ns	11
4.4		1M x 64	Non-Parity	00
11	DIMM Configuration Type	1M x 72	ECC	02
12	Assembly Refresh Rate/Type		Normal 15.6us	00
13	Primary DRAM Data Width		x16	10
		1M x 64	N/A	00
14	Error Checking DRAM Width	1M x 72	x4	04
15 - 62	Reserved	.i	Undefined	00
63	Checksum for bytes 0 - 62	•••••	Checksum Data	cc
64 - 71	Manufacturers' JEDEC ID Code		IBM	A4000000000000
70			Toronto, Canada	91
72	Module Manufacturing Location		Vimercate, Italy	53
		1M x 64	ASCII '11N1645LB"R"-60J'	31314E313634354C42rr2D36304A20202020
73 - 90	Module Part Number	1M x 64	ASCII '11N1645LB"R"-6RJ'	31314E313634354C42rr2D36524A20202020
73 - 90	Nodule Fait Number	1M x 72	ASCII '11N1735QB"R"-60J'	31314E313733355142rr2D36304A20202020
		1M x 72	ASCII '11N1735QB"R"-6RJ'	31314E313733355142rr2D36524A20202020
91 - 92	Module Revision Code		"R" plus ASCII blank	rr20
93 - 94	Module Manufacturing Date		Week/Year Code	wwyy
95 - 98	Module Serial Number		Serial Number	SSSSSSS
99 - 127	Reserved		Undefined	00
28 - 255	Open for Customer Use		Undefined	00

cc = Checksum Data byte, 00-FF (Hex)

[&]quot;R" = Alphanumeric revision code, A-Z, 0-9

rr = ASCII coded revision code byte "R"

ww = Binary coded decimal week code, 01-52 (Decimal) → 01-34 (Hex)

yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex)

ss = Serial number data byte, 00-FF (Hex)



Absolute Maximum Ratings

Symbol	Parameter		Rating (3.3V)	Units	Notes		
V _{cc}	Power Supply Voltage		-0.5 to +4.6	V	1		
V_{IN}	Input Voltage		Input Voltage		-0.5 to min (V _{CC} + 0.5, 4.6)	V	1
V _{IN/OUT} (SPD)	Input Voltage (Serial PD Device)		-0.3 to +6.5	V	1		
V _{OUT}	Output Voltage	Output Voltage		V	1		
T _{OPR}	Operating Temperature		0 to +70	°C	1		
T _{STG}	Storage Temperature		-55 to +125	°C	1		
P _D	Power Discipation	x64	2.4	W	1		
-D	Power Dissipation	x72	3.1	W	1		
I _{OUT}	Short Circuit Output Current		50	mA	1		

^{1.} Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated is not implied. Exposure to absolute maximum rating condition for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)

			3.3V			
Symbol	Parameter	Min	Тур		Units	
V _{CC}	Supply Voltage	3.0	3.3	3.6	V	1
V_{IH}	Input High Voltage	2.0	_	V _{CC} + 0.5	٧	1, 2
V_{IL}	Input Low Voltage	-0.5	_	0.8	٧	1, 2

^{1.} All voltages referenced to Vss.

Capacitance $(T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

Symbol	Parameter	Max x64	Max x72	Units
C _{I1}	Input Capacitance (A0-A9)	45	55	pF
C _{I2}	Input Capacitance (RAS, WE, OE)	40	45	pF
C _{I3}	Input Capacitance (CAS)	15	20	pF
C _{I4}	Input Capacitance (SCL, SA0-3)	8	8	pF
C _{IO1}	Input/Output Capacitance (DQx, CBx)	13	13	pF
C _{IO2}	Input/Output Capacitance (SDA)	10	10	pF

^{2.} V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of ≤ 4.0ns (or V_{CC} + 1.0V for ≤ 8.0ns). Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns). Pulse widths measured at 50% points with amplitude measured peak to DC reference



DC Electrical Characteristics $(T_A=0 \text{ to } +70^{\circ}\text{C}, V_{CC}=3.3\text{V} \pm 0.3\text{V})$

C	D		X	64	x.	72	11	NI_4
Symbol	Parameter	*******	Min.	Max.	Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.)	-60/6R	_	660	_	850	mA	1, 2, 3
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})		_	8	_	10	mA	
I _{CC3}	$\overline{\text{RAS}}$ Only Refresh Current Average Powe <u>r Supply Current, $\overline{\text{RAS}}$ Only Mode $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ = V_{IH}: t_{RC} = t_{RC} min)</u>	-60/6R	_	660	_	850	mA	1, 3
I _{CC4}	EDO Page Mode Current <u>Average Power Supply Current, EDO Page Mode</u> (RAS = V _{IL} , CAS, Address Cycling: t _{HPC} = t _{HPC} min)	-60/6R	_	360	_	490	mA	1, 2, 3
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)		_	4		6	mA	
I _{CC6}	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t _{RC} = t _{RC} min)	-60/6R		660	_	850	mA	1, 3
	Input Leakage Current Input Leakage Current, any input	RAS, WE, OE	-20	+20	-30	+30		
I _{I(L)}	$(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$, All Other Pins Not Under	CAS	-10	+10	-20	+20	μΑ	
	Test = 0V	Address	-40	+40	-60	+60		
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$)		-10	+10	-10	+10	μΑ	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -2.5mA)		2.4	V _{cc}	2.4	V _{cc}	٧	
V _{OL}	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +2.1mA)		0.0	0.4	0.0	0.4	٧	

^{1.} $I_{CC1},\,I_{CC3},\,I_{CC4}$ and I_{CC6} depend on cycle rate.

^{2.} I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.



AC Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 3.3V \pm 0.3V$)

- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{II}.
- 2. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 3. AC measurements assume $t_T = 2ns$.

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

O b - l	Parameter	-60 Min Max Min 104 — 104 40 — 40 10 — 10 60 10K 60 10 10K 10 0 — 0 10 — 0 10 — 0 10 — 10 14 45 14 12 30 12 10 — 10 50 — 50 5 — 5 15 — 5 15 — 0 0 — 0 0 — 0 2 30 2	-	6R	. 11	NI-+	
Symbol	raiametei	Min	Max	Min	Max	Unit	Notes
t _{RC}	Random Read or Write Cycle Time	104	<u> </u>	104	_	ns	
t _{RP}	RAS Precharge Time	40	_	40	_	ns	
t _{CP}	CAS Precharge Time	10	_	10	_	ns	
t _{RAS}	RAS Pulse Width	60	10K	60	10K	ns	
t _{CAS}	CAS Pulse Width	10	10K	10	10K	ns	
t _{ASR}	Row Address Setup Time	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	10	_	10	_	ns	
t _{ASC}	Column Address Setup Time	0	<u> </u>	0	_	ns	
t _{CAH}	Column Address Hold Time	10	_	10	_	ns	
t _{RCD}	RAS to CAS Delay Time	14	45	14	43	ns	1
t _{RAD}	RAS to Column Address Delay Time	12	30	12	30	ns	2
t _{RSH}	RAS Hold Time	10	<u> </u>	10	_	ns	
t _{CSH}	CAS Hold Time	50	_	50	_	ns	
t _{CRP}	CAS to RAS Precharge Time	5	_	5	_	ns	
t _{ODD}	ŌĒ to D _{IN} Delay Time	15	<u> </u>	15	_	ns	3
t _{DZO}	OE Delay Time from D _{IN}	0	_	0	_	ns	4
t _{DZC}	CAS Delay Time from D _{IN}	0	_	0	_	ns	4
t⊤	Transition Time (Rise and Fall)	2	30	2	30	ns	

Operation within the t_{RCD}(max) limit ensures that t_{RAC}(max) can be met. The t_{RCD}(max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled by t_{CAC}.

- 3. Either t_{CDD} or t_{ODD} must be satisfied.
- 4. Either t_{DZC} or t_{DZO} must be satisfied.

^{2.} Operation within the t_{RAD}(max) limit ensures that t_{RAC}(max) can be met. The t_{RAD}(max) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

IBM11N1645L IBM11N1735Q





Write Cycle

O	Parameter	-6	30	-6	R	1114	Notes
Symbol	raidilletei	Min	Max	Min	Max	Unit	INOTES
t _{wcs}	Write Command Set Up Time	0	_	0	_	ns	1
t _{wch}	Write Command Hold Time	10	_	10	—	ns	
t _{WP}	Write Command Pulse Width	10		10	—	ns	
t _{RWL}	Write Command to RAS Lead Time	10	—	10	—	ns	
t _{CWL}	Write Command to CAS Lead Time	10		10	—	ns	
t _{DS}	D _{IN} Setup Time	0	_	0		ns	2
t _{DH}	D _{IN} Hold Time	10	_	10	_	ns	2

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.) and t_{AWD} ≥ t_{AWD}(min.), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

^{2.} Data-in set-up and hold is measured from the latter of the two timings, CAS or WE.



Read Cycle

Symbol	Parameter	-(-60		-6R		NI_1
		Min	Max	Min	Max	Unit	Notes
t _{RAC}	Access Time from RAS	<u> </u>	60		60	ns	1, 2
t _{CAC}	Access Time from CAS	_	15	_	17	ns	1, 2
t _{AA}	Access Time from Address	_	30	_	30	ns	1, 2
t _{OEA}	Access Time from OE	<u> </u>	15	_	17	ns	1, 2
t _{RCS}	Read Command Setup Time	0	<u> </u>	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0	<u> </u>	0	_	ns	3
t _{RRH}	Read Command Hold Time to RAS	0	<u> </u>	0	_	ns	3
t _{RAL}	Column Address to RAS Lead Time	30	<u> </u>	30	_	ns	
t _{CLZ}	CAS to Output in Low-Z	0	<u> </u>	0	_	ns	
t _{OES}	OE setup time prior to CAS	5	<u> </u>	5	_	ns	
t _{ORD}	OE setup time prior to RAS (Hidden Refresh)	0	_	0	_	ns	
t _{CDD}	CAS to D _{IN} Delay Time	15		15	_	ns	5
t _{OEZ}	Output Buffer Turn-off Delay from OE	<u> </u>	15	_	15	ns	4
t _{OFF}	Output Buffer Turn-off Delay	_	15		15	ns	4, 6

- 1. Measured with the specified current load and 100pF.
- 2. Access time is determined by the latter of t_{RAC} , t_{CAC} , t_{CPA} , t_{AA} , t_{OEA} .
- 3. Either t_{RCH} or t_{RRH} must be satisfied.
- 4. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 5. Either t_{CDD} or t_{ODD} must be satisfied.
- 6. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever is last.



Read-Modify-Write Cycle

Symbol	Parameter	-60		-6R		Unit	Notes
		Min	Max	Min	Max	UIIII	Notes
t _{RWC}	Read-Modify-Write Cycle Time	135	—	135	—	ns	
t _{RWD}	RAS to WE Delay Time	79	_	79	—	ns	1
t _{CWD}	CAS to WE Delay Time	34	_	36	_	ns	1
t _{AWD}	Column Address to WE Delay Time	49	_	49	_	ns	1
t _{OEH}	OE Command Hold Time	10	_	10	_	ns	

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.) and t_{AWD} ≥ t_{AWD}(min.), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

EDO Mode Cycle

	Parameter	-(-60		-6R		
Symbol		Min.	Max.	Min.	Max.	Units	Notes
t _{HCAS}	CAS Pulse Width (EDO Page Mode)	10	10K	10	10K	ns	
t _{HPC}	EDO Page Mode Cycle Time (Read/Write)	25	_	25	_	ns	
t _{HPRWC}	EDO Page Mode Read Modify Write Cycle Time	60	_	60	_	ns	
t _{DOH}	Data-out Hold Time from CAS	5	_	5	_	ns	
t _{WHZ}	Output buffer Turn-Off Delay from WE	0	10	0	10	ns	
t _{WPZ}	WE Pulse Width to Output Disable at CAS High	10	_	10	_	ns	
t _{CPRH}	RAS Hold Time from CAS Precharge	35	_	35	_	ns	
t _{CPA}	Access Time from CAS Precharge	_	35	_	35	ns	1
t _{RASP}	EDO Page Mode RAS Pulse Width	60	125K	60	125K	ns	
t _{OEP}	ŌĒ High Pulse Width	10		10	_	ns	<u>, , , , , , , , , , , , , , , , , , , </u>
t _{OEHC}	OE High Hold Time from CAS High	10	<u> </u>	10	_	ns	

^{1.} Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.



Refresh Cycle

Symbol	Parameter	-60		-6	SR.	Unit	Notes
							110.00
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	5		5	_	ns	
t _{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t _{WRH}	WE Hold Time (CAS before RAS Refresh Cycle)	10		10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	5		5	_	ns	
t _{REF}	Refresh Period						

^{1. 1024} refreshes are required every 16ms.

Presence Detect Read and Write Cycle


Symbol	Parameter	Min	Max	Unit	Notes
f _{SCL}	SCL Clock Frequency		100	kHZ	
Tı	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t _{AA}	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
t _{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	4.7	***************************************	μs	
t _{HD:STA}	Start Condition Hold Time	4.0		μs	
t _{LOW}	Clock Low Period	4.7		μs	
t _{HIGH}	Clock High Period	4.0		μs	**************************************
t _{SU:STA}	Start Condition Setup Time(for a Repeated Start Condition)	4.7		μs	**************************************
t _{HD:DAT}	Data in Hold Time	0		μs	**************************************
t _{SU:DAT}	Data in Setup Time	250		ns	
t _r	SDA and SCL Rise Time		1	μs	**************************************
t _f	SDA and SCL Fall Time		300	ns	
t _{su:sto}	Stop Condition Setup Time	4.7		μs	1
t _{DH}	Data Out Hold Time	300	***************************************	ns	
t _{WR}	Write Cycle Time	***************************************	15	ms	1

The write cycle time(tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program
cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.




1M x 64/72 DRAM Module

Read Cycle





Write Cycle (Early Write)




Doing so will facilitate compatibility with future EDO DRAMs.



1M x 64/72 DRAM Module


Write Cycle (Late Write)



NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



Read-Modify-Write-Cycle




NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

: "H" or "L"



EDO Page Mode Read Cycle




: "H" or "L"

NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional.

Doing so will facilitate compatibility with future EDO DRAMs.




EDO Page Mode Read Cycle (OE Control)






1M x 64/72 DRAM Module

EDO Page Mode Read Cycle (WE Control)





EDO Page Mode Early Write Cycle






NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

OE = Don't care




EDO Page Mode Late Write Cycle






EDO Page Mode Read Modify Write Cycle





RAS Only Refresh Cycle






Note: \overline{WE} , \overline{OE} , D_{IN} are "H" or "L"




CAS Before **RAS** Refresh Cycle




1M x 64/72 DRAM Module

Hidden Refresh Cycle (Read)






Hidden Refresh Cycle (Write)





Presence Detect (EEPROM) Bus Timing



Presence Detect Operation

Clock and Data Conventions: Data states on the SDA line can change only during SCL low. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 1 & Figure 2).

Start Condition: All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is high. The serial PD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

Stop Condition: All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the serial PD device into standby power mode.

Acknowledge: Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The PD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, The PD device, will respond with an acknowledge after the receipt of each subsequent eight bit word. In the read mode the PD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is gen-

erated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 1. Data Window




Figure 2. Definition of Start & Stop






Figure 3. Acknowledge Response From Receiver





Layout Drawing (x64/x72 SOJ)



Note: All dimensions are typical unless otherwise stated.

Millimeters Inches IBM11N1645L IBM11N1735Q





Revision Log

Rev	Contents of Modification
1/96	Initial Release.
5/96	Updated ordering information Added SOJ versions Added 6Rns speed sort Updated capacitance Updated Presence Detect table Updated I _{CC2} , I _{CC5} , I _{OUT} Improved timings t _{CAH} , t _{CDD} , t _{OEZ} , t _{OFF} , PD timings CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles. Hidden Refresh Cycle (Read) timing diagram was changed to show data being turned off with RAS not CAS
8/96	Fixed typos, updated capacitance table.
12/96	Removed -70ns speed sort. Removed TSOP version. Updated Serial Presence Detect table
3/97	Update Serial Presence Detect table



© International Business Machines Corp.1997

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.