

Features

- Wide Power Supply Range, 3.0 V to 5.5 V
- Fast Read Access Time - 150 ns
- Compatible with JEDEC Standard AT27C020
- Low Power 3.3-Volt CMOS Operation
 - 20 μ A max. Standby
 - 29 mW max. Active at 5 MHz for $V_{CC} = 3.6$ V
 - 138 mW max. Active at 5 MHz for $V_{CC} = 5.5$ V
- Wide Selection of JEDEC Standard Packages
 - 32-Lead 600-mil PDIP and Cerdip
 - 32-Pad PLCC and LCC
 - 32-Lead TSOP
- High Reliability CMOS Technology
 - 2000 V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming - 100 μ s/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27LV020 chip is a low power, low voltage 2,097,152 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 256K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 V in normal read mode operation, making it ideal for portable systems.

With a typical power draw of only 10 mW at 1 MHz and V_{CC} at 3.3 V, the AT27LV020 draws less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1 μ A at 3.3 V.

(continued)


**2 Megabit
(256K x 8)
Low Voltage
UV
Erasable
CMOS
EPROM**

3


Pin Configurations

Pin Name	Function
A0-A17	Addresses
O0-O7	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe


CDIP, PDIP Top View



LCC, PLCC Top View



TSOP Top View
Type 1





Description (Continued)

The AT27LV020 comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control (\overline{CE} , \overline{OE}) to give designers the flexibility to prevent bus contention.

The AT27LV020 operating with V_{CC} at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at $V_{CC} = 5.0$ V.

Atmel's 27LV020 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV020 programs identically as an AT27C020.

Erase Characteristics


The entire memory array of the AT27LV020 is erased (all outputs read as V_{OH}) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μ W/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Operating Modes

Mode \ Pin	\overline{CE}	\overline{OE}	\overline{PGM}	Ai	V_{PP}	V_{CC}	Outputs
Read	V_{IL}	V_{IL}	X ⁽¹⁾	Ai	X	V_{CC}	DOUT
Output Disable	X	V_{IH}	X	X	X	V_{CC}	High Z
Standby	V_{IH}	X	X	X	X	V_{CC}	High Z
Rapid Program ⁽²⁾	V_{IL}	V_{IH}	V_{IL}	Ai	V_{PP}	V_{CC} ⁽²⁾	DIN
PGM Verify ⁽²⁾	V_{IL}	V_{IL}	V_{IH}	Ai	V_{PP}	V_{CC} ⁽²⁾	DOUT
PGM Inhibit ⁽²⁾	V_{IH}	X	X	X	V_{PP}	V_{CC} ⁽²⁾	High Z
Product Identification ^{(2),(4)}	V_{IL}	V_{IL}	X	A9= V_{IH} ⁽³⁾ A0= V_{IH} or V_{IL} A1-A17= V_{IL}	X	V_{CC} ⁽²⁾	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .
2. Refer to Programming characteristics. Programming modes require $V_{CC} \geq 4.5$ V.
3. $V_{IH} = 12.0 \pm 0.5$ V.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	-40°C to +85°C
Storage Temperature.....	-65°C to +125°C
Voltage on Any Pin with Respect to Ground.....	-2.0 V to +7.0 V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0 V to +14.0 V ⁽¹⁾
V_{PP} Supply Voltage with Respect to Ground.....	-2.0 V to +14.0 V ⁽¹⁾
Integrated UV Erase Dose.....	7258 W-sec/cm ²


*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is $V_{CC} + 0.75$ V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

D.C. and A.C. Operating Conditions for Read Operation

		AT27LV020		
		-15	-20	-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
VCC Power Supply		3.0 V to 5.5 V	3.0 V to 5.5 V	3.0 V to 5.5 V

 = Advance Information

D.C. and Operating Characteristics for Read Operation

(VCC = 3.0 V to 5.5 V unless otherwise specified)


Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		±1	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		±5	μA
I _{PP1} (2)	V _{PP} (1) Read/Standby Current	V _{PP} = V _{CC}		10	μA
I _{SB}	V _{CC} (1) Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3 V$	V _{CC} = 3.6 V	20	μA
			V _{CC} = 5.5 V	100	μA
		I _{SB2} (TTL), $\overline{CE} = 2.0 \text{ to } V_{CC} + 0.5 V$	V _{CC} = 3.6 V	100	μA
			V _{CC} = 5.5 V	1	mA
I _{CC}	V _{CC} Active Current	I _{CC1} f = 5 MHz, I _{OUT} = 0 mA, $\overline{CE} = V_{IL}, V_{CC} = 3.6 V$	Com.	8	mA
			Ind.	10	mA
		I _{CC2} f = 5 MHz, I _{OUT} = 0 mA, $\overline{CE} = V_{IL}, V_{CC} = 5.5 V$	Com.	25	mA
			Ind.	30	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.0 mA		.4	V
		I _{OL} = 100 μA		.2	V
V _{OH}	Output High Voltage	I _{OH} = -2.0 mA	2.4		V
		I _{OH} = -100 μA	V _{CC} -0.2		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}. 2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)


		AT27LV020						Units	
		-15		-20		-25			
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	
t _{ACC} (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Com.	150		200		250	ns
			Ind.	150		200		250	ns
t _{CE} (2)	\overline{CE} to Output Delay	$\overline{OE} = V_{IL}$		150		200		250	ns
t _{OE} (2,3)	\overline{OE} to Output Delay	$\overline{CE} = V_{IL}$		60		70		100	ns
t _{DF} (4,5)	\overline{OE} or \overline{CE} High to Output Float			50		50		50	ns
t _{OH}	Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurred first		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

 = Advance Information




A.C. Waveforms for Read Operation ⁽¹⁾



Notes:


1. Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V. See Input Test Waveforms and Measurement Levels.
2. \overline{OE} may be delayed up to $t_{CE}-t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
3. \overline{OE} may be delayed up to $t_{ACC}-t_{OE}$ after the address is valid without impact on t_{ACC} .
4. This parameter is only sampled and is not 100% tested.
5. Output float is defined as the point when data is no longer driven.

Input Test Waveform and Measurement Level



$t_r, t_f < 20$ ns (10% to 90%)

Output Test Load




Note: $C_L = 100$ pF including jig capacitance.

Pin Capacitance ($f = 1$ MHz, $T = 25^\circ\text{C}$) ⁽¹⁾

	Typ	Max	Units	Conditions
C_{IN}	4	8	pF	$V_{IN} = 0$ V
C_{OUT}	8	12	pF	$V_{OUT} = 0$ V

Notes: 1. Typical values for 5-V supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms ⁽¹⁾



Notes:

1. The Input Timing Reference is 0.8 V for V_{IL} and 2.0 V for V_{IH} .
2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
3. When programming the AT27LV020 a 0.1- μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

D.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{ V}$, $V_{PP} = 13.0 \pm 0.25\text{ V}$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max*	
I_{LI}	Input Load Current	$V_{IN}=V_{IL}, V_{IH}$		10	μA
V_{IL}	Input Low Level	(All Inputs)	-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC}+1$	V
V_{OL}	Output Low Volt.	$I_{OL}=2.1\text{ mA}$.45	V
V_{OH}	Output High Volt.	$I_{OH}=-400\text{ }\mu\text{A}$	2.4		V
I_{CC2}	V_{CC} Supply Current (Program and Verify)			40	mA
I_{PP2}	V_{PP} Supply Current	$\overline{CE}=\overline{PGM}=V_{IL}$		20	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

A.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{ V}$, $V_{PP} = 13.0 \pm 0.25\text{ V}$

Symbol	Parameter	Test Conditions* (see Note 1)	Limits		Units
			Min	Max	
t_{AS}	Address Setup Time		2		μs
t_{CES}	\overline{CE} Setup Time		2		μs
t_{OES}	\overline{OE} Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time		0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	\overline{OE} High to Output Float Delay	(Note 2)	0	130	ns
t_{VPS}	V_{PP} Setup Time		2		μs
t_{VCS}	V_{CC} Setup Time		2		μs
t_{PW}	PGM Program Pulse Width	(Note 3)	95	105	μs
t_{OE}	Data Valid from \overline{OE}			150	ns

*A.C. Conditions of Test:

- Input Rise and Fall Times (10% to 90%) 20 ns
- Input Pulse Levels 0.45 V to 2.4 V
- Input Timing Reference Level 0.8 V to 2.0 V
- Output Timing Reference Level 0.8 V to 2.0 V

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
3. Program Pulse width tolerance is $100\text{ }\mu\text{sec} \pm 5\%$.

Atmel's 27LV020 Integrated Product Identification Code⁽¹⁾


Codes	Pins									Hex Data
	A0	O7	O6	O5	O4	O3	O2	O1	O0	
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

Note: 1. The AT27LV020 has the same Product Identification Code as the AT27C020. Both are programming compatible.

3


Rapid Programming Algorithm

A $100\text{ }\mu\text{s}$ PGM pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5 V and V_{PP} is raised to 13.0 V. Each address is first programmed with one $100\text{ }\mu\text{s}$ PGM pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive $100\text{ }\mu\text{s}$ pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0 V and V_{CC} to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.





Ordering Information

 = Advance Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	V _{CC} = 3.6 V				
	Active	Standby			
150	8	0.02	AT27LV020-15DC AT27LV020-15JC AT27LV020-15LC AT27LV020-15PC AT27LV020-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
150	10	0.02	AT27LV020-15DI AT27LV020-15JI AT27LV020-15LI AT27LV020-15PI AT27LV020-15TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
200	8	0.02	AT27LV020-20DC AT27LV020-20JC AT27LV020-20LC AT27LV020-20PC AT27LV020-20TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
200	10	0.02	AT27LV020-20DI AT27LV020-20JI AT27LV020-20LI AT27LV020-20PI AT27LV020-20TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
250	8	0.02	AT27LV020-25DC AT27LV020-25JC AT27LV020-25LC AT27LV020-25PC AT27LV020-25TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
250	10	0.02	AT27LV020-25DI AT27LV020-25JI AT27LV020-25LI AT27LV020-25PI AT27LV020-25TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)

Package Type	
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)
32T	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)

3-58

AT27LV020

1074177 0008109 T83