

PowerMOS transistor Logic Level FET

BUK552-50A
BUK552-50B

T-39-11

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK552			
V_{DS}	Drain-source voltage	-50A	-50B	V
I_D	Drain current (DC)	50	50	A
P_{tot}	Total power dissipation	14	13	W
T_j	Junction temperature	60	60	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	175	175	Ω
		0.15	0.18	

MECHANICAL DATA

Dimensions in mm

Net Mass: 2g

Pinning:

1 = Gate

2 = Drain

3 = Source





Fig.1 TO220AB; drain connected to mounting base.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to Mounting instructions for TO220 envelopes.

PowerMOS transistor
Logic Level FET
BUK552-50A
BUK552-50B

T-39-11

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	50	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	50	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	-50A 14	A
I_D	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	10	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	60	W
T_{sig}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Junction Temperature	-	-	175	$^\circ\text{C}$

THERMAL RESISTANCES

From junction to mounting base	$R_{th\ j-mb} = 2.5 \text{ K/W}$
From junction to ambient	$R_{th\ j-a} = 60 \text{ K/W}$

STATIC CHARACTERISTICS
 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	50	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 8.5 \text{ A}$	-	0.12	0.15	Ω
		BUK552-50A	-	0.15	0.18	Ω
		BUK552-50B	-	0.15	0.18	Ω

DYNAMIC CHARACTERISTICS
 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 8.5 \text{ A}$	5	6.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 3 \text{ A};$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega;$	-	60	80	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50 \Omega$	-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor
Logic Level FET

BUK552-50A
BUK552-50B

T-39-11

REVERSE DIODE RATINGS AND CHARACTERISTICS





T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	14	A
I _{DRM}	Pulsed reverse drain current	-	-	-	56	A
V _{SD}	Diode forward voltage	I _F = 14 A ; V _{GS} = 0 V	-	1.3	1.7	V
t _{rr}	Reverse recovery time	I _F = 14 A ; -di _F /dt = 100 A/μs ; V _{GS} = 0 V ; V _R = 30 V	-	120	-	ns
Q _{rr}	Reverse recovery charge		-	0.15	-	μC

AVALANCHE RATING

T_{mb} = 25 °C unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	I _D = 14 A ; V _{DD} ≤ 25 V ; V _{GS} = 5 V ; R _{GS} = 50 Ω	-	-	30	mJ



PowerMOS transistor Logic Level FET

BUK552-50A
BUK552-50B

T-39-11



PowerMOS transistor Logic Level FET

BUK552-50A
BUK552-50B

T-39-11

