

Technical Note

SUMITOMO ELECTRIC


♦ Features

- · Up to 2.7 GHz frequency band
- \cdot Beyond +28 dBm output power
- · Up to +43dBm Output IP3
- · High Drain Efficiency
- · 12dB Gain at 2.1GHz
- · SOT-89 SMT Package
- · Low Noise Figure

♦ Applications

- · Wireless communication system
- · Cellular, PCS, PHS, W-CDMA, WLAN


♦ Description



SEI's long history of manufacturing has cultivated high device reliability. The estimated MTTF of the FET is longer than 15years at Tj of 150°C. You can see the details in *Reliability and Quality Assurance*.

♦ Functional Diagram

| Pin No. | Function |
|---------|--------------|
| 1 | Input/Gate |
| 2,4 | Ground |
| 3 | Output/Drain |
| | - |



♦ Ordering Information

| Part No | Description | Number of devices | Container | | | | |
|-----------|-------------------------------------|----------------------|--------------------|--|--|--|--|
| P0120008P | GaAs Power FET | 1000 | 7" Reel | | | | |
| KP028J | 2.11-2.17GHz Application Circuit | 1 | Anti-static Bag | | | | |

♦ Absolute Maximum Ratings (@Tc=25°C)

| Parameter | Symbol | Value | Units |
|----------------------|--------|--------------|-------|
| Drain-Source Voltage | Vds | 10 | V |
| Gate-Source Voltage | Vgs | - 4 | V |
| Drain Current | Ids | Idss | |
| RF Input Power | Pin | $20^{(*)}$ | dBm |
| (continuous) | PIII | 20 | UDIII |
| Power Dissipation | Pt | 2.77 | W |
| Junction Temperature | Tj | 150 (**) | °C |
| Storage Temperature | Tstg | - 40 to +150 | °C |

Tc: Case Temperature. Operating the device beyond any of these values may cause permanent damage.

(*) Measured at 2.1GHz with our test fixture matched to IP3.

(**) Recommended Tj under operation is below 125°C.


| | Parameter | Symbol | Test Conditions | | Values | | Units | |
|----|--|------------------|---------------------|-------|--------|-------|-------|--|
| | rarameter | Symbol | Test Conditions | Min. | Тур. | Max. | Units | |
| DC | Saturated Drain Current | Idss | Vds=3V, Vg=0V | | | 760 | mA | |
| | Transconductance | gm | Vds=8V, Ids=300mA | 250 | | | mS | |
| | Pinchoff Voltage | Vp | Vds=8V, Ids=30mA | - 3.0 | | - 1.7 | V | |
| | Gate-Source Breakdown Voltage | Vgs0 | Igso=-30µA | 3.0 | | | V | |
| | Thermal Resistance | Rth | Channel-Case | | | 45 | °C/W | |
| RF | Frequency | f | | | | 2.7 | GHz | |
| | Output Power (a) 1dB Gain Compression | P1dB | | | 30 | | dBm | |
| | Small Signal Gain | G | Vds=8V Ids=220mA | | 12 | | dB | |
| | | | f=2.1GHz | | 43 | | dBm | |
| | Power Added Efficiency | η _{add} | | | 53 | | % | |

♦ Electrical Specifications (@Tc=25°C)

Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> 2003-11




♦ Typical Characteristics



♦ Load-pull Characteristics (Typical Data)

Tc=25°C, Vds=8V, Ids=220mA, Common Source, Zo=50Ω (Calibrated to device leads)




Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1, Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u>

2003-11



Technical Note SUMITOMO ELECTRIC

Tc=25°C, Vds=8V, <u>Ids=180mA</u>, Common Source, Zo=50Ω (Calibrated to device leads)



| =220mA | Freq(GHz) | S11 Mag | S11Ang | S21 Mag | S21 Ang | S12 Mag | S12 Ang | S22 Mag | S22 Ang |
|--------|-----------|---------|--------|---------|---------|---------|---------|---------|---------|
| | 1.2 | 0.741 | -157.9 | 5.797 | 77.8 | 0.047 | 35.3 | 0.151 | -131.4 |
| | 1.4 | 0.740 | -168.8 | 5.052 | 69.4 | 0.050 | 33.3 | 0.160 | -140.8 |
| | 1.6 | 0.740 | -178.1 | 4.480 | 61.7 | 0.053 | 31.2 | 0.173 | -147.8 |
| | 1.8 | 0.737 | 173.7 | 4.025 | 54.4 | 0.056 | 29.1 | 0.183 | -152.5 |
| | 2.0 | 0.734 | 165.7 | 3.666 | 47.3 | 0.059 | 26.8 | 0.190 | -157.5 |
| | 2.2 | 0.730 | 158.1 | 3.367 | 40.4 | 0.063 | 24.2 | 0.197 | -160.7 |
| | 2.4 | 0.730 | 150.5 | 3.120 | 33.5 | 0.067 | 21.1 | 0.195 | -166.7 |
| | | | | | | | | | |
| =180mA | Freq(GHz) | S11 Mag | S11Ang | S21 Mag | S21 Ang | S12 Mag | S12 Ang | S22 Mag | S22 Ang |
| | 1.2 | 0.741 | -157.9 | 5.791 | 77.9 | 0.047 | 34.6 | 0.158 | -137.1 |
| | 1.4 | 0.739 | -168.8 | 5.046 | 69.5 | 0.050 | 32.4 | 0.168 | -146.2 |
| | 1.6 | 0.738 | -178.1 | 4.475 | 61.9 | 0.053 | 30.3 | 0.181 | -152.8 |
| | 1.8 | 0.736 | 173.7 | 4.022 | 54.6 | 0.056 | 28.1 | 0.190 | -157.4 |
| | 2.0 | 0.732 | 165.7 | 3.663 | 47.5 | 0.059 | 25.8 | 0.197 | -162.2 |
| | 2.2 | 0.728 | 158.1 | 3.364 | 40.7 | 0.063 | 23.2 | 0.203 | -165.4 |
| | 2.4 | 0.728 | 150.5 | 3.119 | 33.8 | 0.067 | 20.0 | 0.201 | -171.5 |


[Note] You can download the S-parameter list from our web site: www.sei.co.jp/GaAsIC/






Ids=220mA

Ids=180mA



Device: P0120008P Frequency: f1=2.1GHz f2=2.101GHz Bias: Vds=8V, Ids=220mA Source Matching: Mag 0.75 Ang -169.5° Load Matching: Mag 0.36 Ang 175.9°



Device: P0120008P Frequency: f1=2.1GHz f2=2.101GHz Bias: Vds=8V, Ids=180mA Source Matching: Mag 0.75 Ang -169.5° Load Matching: Mag 0.32 Ang 144.6°

[Note] P_{out} and η_{add} are measured by one signal.

The data for the figures above were measured with the load impedance matched to IP3.

| Id=220mA | Pin (dBm) | Pout (dBm) | Gain (dB) | IM3 (dBm) | IM3/Pout (dBc) | IP3 (dBm) | Id (mA) | ηadd (%) |
|----------|--------------|---------------|--------------|--------------|-------------------|--------------|------------|-------------|
| | -10.0 | 4.4 | 14.4 | -68.1 | -72.5 | 40.6 | 178.4 | 0.2 |
| | -5.0 | 9.5 | 14.5 | -57.4 | -66.8 | 42.9 | 173.4 | 0.6 |
| | 0.0 | 14.5 | 14.5 | -41.8 | -56.3 | 42.7 | 165.8 | 2.0 |
| | 5.0 | 19.5 | 14.5 | -25.5 | -45.0 | 41.8 | 162.8 | 6.6 |
| | 10.0 | 24.5 | 14.5 | -2.4 | -26.8 | 37.4 | 170.3 | 19.8 |
| | 15.0 | 29.3 | 14.3 | 13.8 | -15.5 | 34.6 | 202.3 | 50.6 |
| | | | | | | | | |
| Id=180mA | Pin | Pout | Gain | IM3 | IM3/Pout | IP3 | Id | ηadd |
| Id-180mA | (dBm) | (dBm) | (dB) | (dBm) | (dBc) | (dBm) | (mA) | (%) |
| | -10.0 | 4.4 | 14.4 | -66.3 | -70.7 | 39.9 | 164.9 | 0.2 |
| | -5.0 | 9.5 | 14.5 | -56.0 | -65.5 | 42.3 | 159.6 | 0.7 |
| | 0.0 | 14.6 | 14.6 | -41.4 | -56.0 | 42.6 | 151.8 | 2.3 |
| | 5.0 | 19.6 | 14.6 | -23.7 | -43.3 | 41.3 | 147.5 | 7.5 |
| | 10.0 | 24.6 | 14.6 | 0.8 | -23.8 | 36.0 | 156.1 | 22.2 |
| | 15.0 | 29.3 | 14.3 | 13.6 | -15.7 | 34.6 | 189.3 | 53.6 |

Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> 2003-11

Web Site: <u>www.sei.co.jp/GaAsIC/</u>




Technical Note **SUMITOMO ELECTRIC**

Tc=25°C, Vds=8V, Ids=220mA, Pin=0dBm

[Pout-Lstate]

f = 2.1 GHz


 $\begin{array}{ll} \Gamma_{pout} & : 0.55 \angle \ 130.6 \\ Source & : 0.75 \angle \ -169.5 \end{array}$ Pout max: 14.9dBm



Tc=25°C, Vds=8V, Ids=180mA, Pin=0dBm

[Pout-Lstate]

 $\begin{array}{ll} \Gamma_{pout} & : 0.55 \angle \ 133.1 \\ Source & : 0.75 \angle \ -169.5 \end{array}$ f = 2.1 GHz




Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1, Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u>

-j50

[IP3-Lstate]


| f1 = 2.1 GHz | Γ_{IP3} : 0.36 \angle 175.9 |
|----------------|--------------------------------------|
| f2 = 2.101 GHz | Source : 0.75 \angle -169.5 |
| | IP3 max : 41.5dBm |



[IP3-Lstate]

| f1 = 2.1 GHz | $\Gamma_{\rm IP3}$: 0.32 \angle 144.6 |
|----------------|--|
| f2 = 2.101 GHz | Source : 0.75∠-169.5 |
| | IP3 max : 41.0dBm |

50




2003-11






♦ NF Characteristics



[Note] The data for Smith charts were measured at frequency of 2GHz and Tc of 25°C.

| | | | | Vds=8V | Ids=220mA | | | | | Vds=8V | Ids=160mA |
|-------|-------|------|----------|--------|------------|-------|-------|------|----------|--------|------------|
| Freq. | NFmin | Γ | opt | Rn/50 | Associated | Freq. | NFmin | Г | opt | Rn/50 | Associated |
| Hz) | (dB) | Mag | Ang(deg) | Kii/30 | Gain(dB) | (GHz) | (dB) | Mag | Ang(deg) | Kii/30 | Gain(dB) |
| 0.4 | 0.25 | 0.51 | -84.5 | 0.09 | 23.1 | 0.4 | 0.16 | 0.51 | -90.0 | 0.07 | 22.6 |
| 0.6 | 0.39 | 0.40 | -48.2 | 0.13 | 20.6 | 0.6 | 0.27 | 0.40 | -53.1 | 0.10 | 20.3 |
| 0.8 | 0.59 | 0.29 | -8.0 | 0.17 | 18.9 | 0.8 | 0.50 | 0.24 | -27.6 | 0.14 | 18.2 |
| 1.0 | 0.66 | 0.34 | 43.3 | 0.17 | 18.0 | 1.0 | 0.61 | 0.28 | 31.5 | 0.15 | 17.4 |
| 1.2 | 0.81 | 0.34 | 85.4 | 0.15 | 16.9 | 1.2 | 0.74 | 0.30 | 77.1 | 0.13 | 16.5 |
| 1.4 | 0.85 | 0.40 | 117.8 | 0.11 | 16.1 | 1.4 | 0.74 | 0.37 | 112.5 | 0.10 | 15.7 |
| 1.6 | 1.00 | 0.45 | 150.1 | 0.07 | 15.4 | 1.6 | 0.87 | 0.40 | 145.4 | 0.07 | 15.0 |
| 1.8 | 1.05 | 0.48 | 178.7 | 0.05 | 14.7 | 1.8 | 0.95 | 0.42 | 173.8 | 0.05 | 14.3 |
| 2.0 | 1.39 | 0.46 | -148.3 | 0.10 | 14.1 | 2.0 | 1.21 | 0.43 | -150.8 | 0.08 | 13.8 |

| | | | | Vds=8V | Ids=180mA |
|-------|-------|------|----------|--------|------------|
| Freq. | NFmin | Γ | Гopt | | Associated |
| Hz) | (dB) | Mag | Ang(deg) | Rn/50 | Gain(dB) |
| 0.4 | 0.18 | 0.50 | -90.0 | 0.08 | 22.6 |
| 0.6 | 0.35 | 0.38 | -55.1 | 0.11 | 20.2 |
| 0.8 | 0.51 | 0.29 | -15.1 | 0.16 | 18.6 |
| 1.0 | 0.62 | 0.30 | 36.7 | 0.15 | 17.6 |
| 1.2 | 0.75 | 0.29 | 78.8 | 0.14 | 16.6 |
| 1.4 | 0.77 | 0.38 | 114.6 | 0.10 | 15.8 |
| 1.6 | 0.89 | 0.42 | 146.8 | 0.07 | 15.1 |
| 1.8 | 0.98 | 0.43 | 175.5 | 0.05 | 14.4 |
| 2.0 | 1.28 | 0.45 | -150.9 | 0.08 | 13.9 |



Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> 2003-11


Web Site: <u>www.sei.co.jp/GaAsIC/</u>




Technical Note

SUMITOMO ELECTRIC

♦ Application Circuit : 2110-2170MHz






Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> 2003-11





Technical Note SUMITOMO ELECTRIC

[Typical Performance]


KP028J Application Circuit Vds=8V, Ids=220mA, Tc=25°C Frequency characteristics were measured with Pout at 17dBm.








Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> 2003-11



♦ Caution: Power Supply Sequence

For safe operation, electric power should be supplied in following sequence. First, the negative voltage should be applied on the gate, and the voltage should be more negative than the pinch-off voltage when you turn on the power supply. Then, drain bias can be applied. Finally, you can turn on the RF signal.

When turning off the power supply, the sequence should be (1)RF signal (2)Drain (3)Gate.



♦ Bias Circuit

[Passive Biasing]

If you use a fixed bias circuit, you sometimes need to control the gate bias to get the same Ids, since the devices have some margin of pinch-off voltage (Vp) variation depending on the wafer lots. If you employ a fixed Vgs biasing for your system, you should closely monitor the drain current, particularly when new wafer lots are introduced.


[Active Biasing]

We recommend using an active bias circuit, which can eliminate the influence of Vp variation. An example of an active bias circuit called "current mirror" is shown below. Here, two PNP transistors having the minimum variation of Ibe characteristics are used. These transistors adjust Vgs by changing Vds automatically. It will realize the constant current characteristics, regardless of the temperature.

The circuit should be connected directly in line with where the voltage supplies would be normally connected with the application circuit. Of course a matching circuit is required, but it is not shown in this figure.

[Note]

In the measurements of RF performance (Pout vs Pin, etc) using the application circuit described before, the active bias circuit herein was not utilized. The application circuits were biased directly from two power supplies.



If you used Ids other than 220mA, you can calculate the resistance values as follows:

 $\begin{array}{ll} R4 \mbox{ set to be } lk\Omega \\ I_1: \mbox{ Ic of } Q1a & I_2: \mbox{ Ic of } Q1b \\ V_{be1}: \mbox{ Vbe of } Q1a \mbox{ V}_{be2}: \mbox{ Vbe of } Q1b \end{array}$

 $\begin{array}{l} R1 = (+8V \cdot Vds + V_{be2} \cdot V_{be1})/I_1 = (+8V \cdot Vds)/I_1 \\ R2 = (Vds \cdot V_{be2})/I_1 \\ R3 = (+8V \cdot Vds)/(Ids + I_2) \\ R5 = |-5V \cdot Vgs|/I_2 \end{array}$

♦ Attention to Heat Radiation

In the layout design of the printed circuit board (PCB) on which the power FETs are attached, the heat radiation to minimize the device junction temperature should be taken into account, since it significantly affects the MTTF and RF performance. In any environment, the junction temperature should be lower than the absolute maximum rating during the device operation and it is recommended that the thermal design has enough margin.

Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> Web Site: <u>w</u> 2003-11



The junction temperature can be calculated by the following formula.


Tjmax=(Vds*Ids-Pout)(Rth+Rboard+Rhs)+Ta

 $\begin{array}{l} P_{out}: Output \ power \\ R_{th}: \ Thermal \ resistance \ between \ channel \ and \ case \\ R_{board}: \ Thermal \ resistance \ of \ PCB \\ R_{hs}: \ Thermal \ resistance \ of \ heat \ sink \\ T_a: \ Ambient \ temperature \\ T_{jmax}: \ Maximum \ junction \ temperature \end{array}$

Generally, there are two ways of heat radiation. One is the plated thru hole and the other is the heat sink. Key points will be illustrated in each case below. Note that no measure against oscillation is adopted in the figures. In the design of circuit and layout, you should take stabilizing into account if necessary.


[Using Thru Hole]

- □Multiple plated thru holes are required directly below the device.
- □Place more than 2 machine screws as close to the ground pin (pin 4) as possible. The PCB is screwed on the mounting plate or the heat sink to lower the thermal resistance of the PCB.
- □Lay out a large ground pad area with multiple plated thru holes around pin 4 of the device.
- □The required matching and feedback circuit described in the application circuit examples should be connected to the device, although it is not shown in the figure below.



[Using Heat Sink]

If you cannot get the junction temperature lower than the absolute maximum rating only with the plated thru holes, then you need to employ the heat sink. Attaching the heat sink directly under pin 4 of the device improves the thermal resistance between junction and ambient.



[Note]

□Ground/thermal vias are critical for the proper device performance. Drills of the recommended diameters should be used in the fabrication of vias.

□Add as much copper a s possible to inner and outer layers near the part to ensure optimal thermal performance.

□Mounting screws can be added near the part to fasten the board to heat sink. Ensure that the ground/thermal via region contacts the heat sink.

□Do not put solder mask on the backside of the PCB in the region where the board contacts the heat sink.

 $\square RF$ trace width depends upon the PCB material and construction.

□Use 1 oz. Copper minimum.


Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> 2003-11




Technical Note


SUMITOMO ELECTRIC

♦ Package Drawing






Laser Marking



♦ Convection Reflow Profile (Recommended)



[Note]

The reflow profile is different from the one for Sn-Pb plating.

If you use a soldering iron to attach the devices, please beware of the followings.

(1) The tip of the iron should be grounded. Or you should use an iron that is electrostatic discharge proof.

(2) The temperature of the iron tip should be lower than $240 \,^{\circ}$ C and the soldering should be completed within 10 seconds.

Attention to ESD

Generally, GaAs devices are very sensitive to electrostatic discharge (ESD). To reduce the ESD damage, please pay attention to the followings. The devices should be stored with the electrodes short-circuited by conductive materials. The workstation and tools should be grounded for safe dissipation of the static charges in the environment. The workpeople are to wear anti-static clothing and wrist straps. For safety reasons, resistance of $10M\Omega$ or so should exist between workpeople and ground.

Attention to Moisture

The moisture sensitivity level (MSL) of P0120008P is 3, which means that the "floor life" is 168 hours below 30°C with relative humidity (Rh) of 60%.

The devices are usually shipped in moisture-resistant alumina-laminated packages. After breaking the packages, they are to be stored under normal temperature and humidity (5-35°C, 45-75%), with no corrosive gases or dust in the environment. Assemble the devices within 168 hours after breaking the package, or you have to bake them at 85°C for 24 hours before assembling.

♦ Reliability and Environmental Issues

The detailed reliability information can be seen in *Reliability and Quality Assurance*, which you can download from our web site.

SEI's Yokohama Works, where the devices are manufactured, has been accredited ISO-14001 since 1999. We control the toxic materials in our products in accordance with PRTR regulation.

Lead and Fluoride

To realize Pb-free products, Sn-Bi is used for the lead frame plating. Any fluoride that has been determined by the Montreal agreement is not used in the products.

Specifications and information are subject to change without notice. Sumitomo Electric Industries, Ltd. 1,Taya-cho, Sakae-ku, Yokohama, 244-8588 Japan Phone: +81-45-853-7263 Fax: +81-45-853-1291 e-mail : <u>GaAsIC-ml@ml.sei.co.jp</u> V 2003-11

Web Site: <u>www.sei.co.jp/GaAsIC/</u>



♦ Caution

GaAs FET chips are used in P0120008P. For safety reasons, you should attend to the following matters:

(1) Do not put the products in your mouse.

(2) Do not make the products into gases or powders, by burning, breaking or chemical treatments.

Worldwide Contacts

[Europe]

Sumitomo Electric Europe Ltd.

220 Centennial Park, Centennial Avenue,

Elstree, Herts. WD6 3SL U.K.

Tel: +44-(0)20-8953-3369, Fax: +44-(0)20-8207-5950

URL : http://www.sumielectric.com

Technical Note

SUMITOMO ELECTRIC

(3) In case you abandon the products, you should obey the related laws and regulations.

♦ Technical Inquiries are Welcome

SEI welcomes technical questions from any customers. The e-mail is <u>GaAsIC-ml@ml.sei.co.jp</u>. You can also contact our regional offices as below.

[U.S.A.]

Sumitomo Electric U.S.A., Inc. 3235 Kifer Road, Suite 150 Santa Clara, CA 95051-0815 USA Tel : +1-408-737-8517

Fax : +1-408-734-8881

[Asia/Pacific]

Sumitomo Electric Industries, Ltd.

Photo-Electron Device Division, Electron Devices Department 1, Taya-cho, Sakae-ku, Yokohama, Kanagawa, 244-8588 Japan Tel : +81-(0)45-853-7263, Fax : +81-(0)45-853-1291

URL: http://www.sei.co.jp/GaAsIC/

E-mail: GaAsIC-ml@ml.sei.co.jp



◆ The information in this document is subject to change without notice. Please refer for the most up-to-date information before you start design using SEI's devices.

• Any part of this document may not be reproduced or copied.

♦ SEI does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of SEI's products described in this documents. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of SEI or others.

• Descriptions of circuits and other related information in this document are for illustrative purpose in the examples of the device operation and application. SEI does not assume any responsibility for any losses incurred by customers or third parties arising from the use of the circuits and other related information in this document.

◆SEI's semi-conductor device products are designed and manufactured for use in the standard communication equipment. Customers that wish to use these products in applications not intended by SEI must contact SEI' sales representatives in advance.

♦ Generally, it is impossible to eliminate completely the defects in semi-conductor products, while SEI has been continually improving the quality and reliability of the products. SEI does not assume any responsibility for any losses incurred by customers or third parties by or arising from the use of SEI's semi-conductor products. Customers are to incorporate sufficient safety measures in the design such as redundancy, fire-containment and anti-failure features.