

VIDEO SYNC-STRIPPER AND DECODER RSS-102

P.O. BOX 35400 • TUCSON, AZ 85740-5400 (602) 299-8500

### **ENGINEERING DATA**

#### DESCRIPTION

The RSS-102 provides DC restoration of incoming composite video signals and provides DC restored composite video output. The 102 also detects the sync pulses and provides a composite sync output with TTL and CMOS compatible level.

Sync pulses are also decoded by the 102 and true Horizontal and true Vertical sync pulses are provided with TTL and CMOS levels.

Standard video input levels of 0.7 to 1.4 Volt Peak-to-Peak, White positive (negative going sync pulses) must be applied to the input. Acquisition of the input video will take place as long as the input video back porch level is within  $\pm 1.0$  volt of analog common.


Separate Analog and Digital commons provide common-mode noise rejection to "isolate" digital noise from the video signal.

The RSS-102 is a single chip bipolar monolithic integrated circuit.

## **FEATURES**

- \* COMPATIBLE WITH RS-170, RS-330, RS-343, RS-420, PAL AND OTHER FORMATS
- \* PROVIDES DC RESTORATION
- \* PROVIDES HORIZONTAL SYNC
- \* PROVIDES VERTICAL SYNC
- \* PROVIDES COMPOSITE SYNC
- \* MAY BE USED WITH ANY SCAN RATE

# BLOCK DIAGRAM




# **ABSOLUTE MAXIMUM RATINGS**

Analog Supply Voltage (Pin 14 to 7)	18 Volts	
Digital Supply Voltage (Pin 9 to 8)	7 Volts	
Analog-to-Digital Common Differential Voltage (Pin 2 to 8)	±1.0 Volt	
Video Input Voltage (Pin 1 to 2)	± VS Volts	
Output Current (Pin 5)	±40 milliamps	
Output Current (Pins 10, 11 or 12)	50 milliamps	
Operating Temperature Range -CD	$0^{\circ}$ C to $+70^{\circ}$ C	
-MD	-55°C to +125°C	
Storage Temperature Range	-65°C to +150°C	
Lead Temperature (Soldering, 10 seconds)	+300°C	

Note: Absolute maximum ratings are those voltage, current and temperature levels above which permanent damage may result. Consult Specifications and Applications sections of this data sheet for conditions for normal operation.

### **CONNECTIONS:**



### **PART NUMBERS**

Order: RSS-102-CD for 0°C to +7C°C operation RSS-102-MD -55°C to +125°C

Note: Packaging is a 14 pin Ceramic Dual in-line (CERDIP), hermetically sealed.

# **SPECIFICATIONS**

( $\pm$ VS =  $\pm$ 5 Volts, +VL = +5 Volts,  $T_A$  = +25 °C)

PARAMETER	MIN	TYP	MAX	UNITS
VIDEO INPUT				
Minimum Input Signal Level Nominal Input Signal Level Maximum Input Signal Level Input Resistance DC Input Level (Backporch)	1.50 2.7 -1.0	0.21 1.00 1.80 3.5	0.40 5.0 +1.0	Volts P-P Volts P-P Volts P-P k Ohms Volts
VIDEO OUTPUT				
Voltage Gain Bandwidth Total Throughput Delay Differential Phase Error Differential Gain Error Load Resistance	0.87 20 75	0.91 30 15 0.3 0.3	1.0	X MHz nS degrees dB Ohms
Dynamic Output Resistance		0.3	2.0	Ohms
SYNC OUTPUT [TTL Level]				
High Level Output Voltage Low Level Output Voltage High Level Output Current Low Level Output Current Transition Time	2.5	3.6 0.2	0.4 -400 4	Volts Volts uA mA
Low-to-High High-to-Low		15 20	25 30	nS nS
TIMING				
Composite Sync Output Leading Edge Delay Trailing Edge Delay Horizontal Sync Output		610 160	1000 250	nS nS
Leading Edge Delay Output Pulse Width (CH = 1 nF)	5.0	940 6.85	1250 8.0	nS uS
Vertical Sync Output Leading Edge Delay Trailing Edge Delay Timing Jitter		7 7 4		uS uS nS
POWER				
Analog/Digital Common Voltage Analog Supply Voltage			±1.0	Vo1t
+VS -VS Digital Supply Voltage	+4.75 -2.50 +4.25	+5.0 -5.0 +5.0	+8.0 -8.0 +6.0	Volts Volts Volts
Analog Supply Current +VS -VS Digital Supply Current		35.5 32.0 8.9	45.0 40.0 12.0	mA mA mA
Total Dissipation		382	485	mW ·

Specifications are subject to change without notice

## **CIRCUIT DESCRIPTION and APPLICATIONS**

The RSS-102 performs three basic operations; (A) DC Restoration of the incoming video signal, (B) Sync Pulse stripping and (C) Sync Decoding.

DC Restoration takes place by sensing the negative tips of the input  $\,$  sync pulses. This voltage level is stored in an external capacitor, CN.

An external offset voltage is applied to the external capacitor, CS. This voltage represents the sync pulse amplitude of the input signal and may be used to set the back porch voltage level to precisely 0.0 volts at the DC Restored Composite Video Output. If the input sync pulse amplitude changes this voltage will have to be re-adjusted to maintain a zero voltage back porch.

Sync pulses are internally stripped, converted to TTL voltage levels and presented at the Composite Sync Output.

Sync Decoding takes place internally and uses two timing circuits. Horizontal sync output pulse width is set with an external capacitor, CH. The width of the Horizontal Sync Output pulse can be trimmed with an optional adjustment circuit shown below.

A second timing circuit uses the external capacitor, CF. The purpose of this circuit is to allow the decoding process to detect equalization and serration pulses, in order to produce a valid Horizontal Output pulse during the Vertical interval.

Non-standard scan rates can be accommodated by scaling the external timing capacitors accordingly and with the optional trimming circuits.

Note: U.S. Patent Pending

