## SIEMENS

## GHz PLL with $\mathrm{I}^{2} \mathrm{C}$ Bus and Four Chip Addresses

## Preliminary Data

Bipolar IC

## Features

- 1-chip system for MPU control ( $\mathrm{I}^{2} \mathrm{C}$ bus)
- 4 programmable chip addresses
- Short pull-in time for quick channel switch-over and optimized loop stability
- Charge pump output with switch off option
- Up to $3^{*}$ ) high current band switch outputs ( 20 mA )
- Up to $4^{*}$ ) output ports ( 5 mA )
*) depending on version


| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| SDA 3302-5 | Q67000-H5112 | P-DIP-18-5 |
| SDA 3302-5X | Q67000-H5111 | P-DSO-20-1 (SMD) |
| SDA 3302-5X6 | Q67000-H5110 | P-DSO-16-1 (SMD) |
| SDA 3302-5X | Q67006-H5111 | P-DSO-20-1 Tape \& Reel (SMD) |
| SDA 3302-5X6 | Q67006-H5110 | P-DSO-16-1 Tape \& Reel (SMD) |

## Functional Description

Combined with a VCO (tuner) the SDA 3302 device, with four hardware-switched chip addresses, forms a digitally programmable phase-locked loop for use in television sets with PLL frequency-synthesis tuning.
The PLL permits precise crystal-controlled setting of the frequency of the tuner oscillators between 16 and 1300 MHz in increments of 62.5 kHz . The tuning process is controlled by a microprocessor via an $\mathrm{I}^{2} \mathrm{C}$ bus. The crystal oscillator generates a sinusoidal signal suppressing the higher-order harmonics, which reduces the moiré noise considerably.

## Circuit Description

## Tuning Section (refer to block diagram)

UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and REF subsequently amplified. The reference input REF should be decoupled to ground using a capacitor of low series inductance. The signal passes through an asynchronous divider with a fixed ratio of $P=8$, an adjustable divider with ratio $N=256$ through 32767 and is then compared in a digital phase/frequency detector to a reference frequency $f_{\text {REF }}$ of 7.8125 kHz . The latter is derived from a balanced, low-impedance 4 MHz crystal oscillator (pin Q1, Q2), whose output signal is divided by $Q=512$.
The phase detector has two outputs UP and DOWN that drive the two current sources $I+$ and $I$ - of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the $I+$ current source pulses for the duration of the phase difference. In the reverse case the $I$-current source pulses.
PD, UD When the two signals are in phase, the charge-pump output (PD) goes highimpedance (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier an external transistor at the UD output and an external RC circuitry). The charge-pump output can also be set to high-impedance state when control bit T0 $=1$. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. UD can be disconnected internally by the control bit OS to enable external adjustments.
By means of a control bit 5 I the pump current can be switched between two values by software. This switchover permits alteration of the control response of the PLL in the locked-in state. In this way different VCO gains in the different TV bands can be compensated for example.

## Circuit Description (cont'd)

P0-P2 The software-switched outputs (P0, P1, P2) can be used for direct band selection ( $20-\mathrm{mA}$ current output).
P4-P7 P4, P5, P6 and P7 are open-collector outputs for a variety of different purposes. The test bit $\mathrm{T} 1=1$ switches the test signals $f_{\text {REF }}(4 \mathrm{MHz} / 512)$ and Cy (divided input signal) to P6 and P7.
CAS Four different chip addresses can be set by appropriate connection of pin CAS.

## $\mathbf{I}^{2} \mathbf{C}$ - Bus Interface

SCL, SDA Data are exchanged between the processor and the PLL on the $\mathrm{I}^{2} \mathrm{C}$ bus. The clock is produced by the processor (input SCL), while pin SDA works as an input or output depending on the direction of the data (open collector; external pullup resistor). Both inputs have hysteresis and a lowpass characteristic, which enhances the noise immunity of the $\mathrm{I}^{2} \mathrm{C}$ bus.
The data from the processor are applied to an $\mathrm{I}^{2} \mathrm{C}$ bus controller and filed in registers according to their function. When the bus is free, both lines are in the marking state (SDA, SCL are high). Each telegram begins with a start condition and ends with the stop condition. Start condition: SDA goes low while SCL remains high; stop condition: SDA goes high while SCL remains high. All further data exchanges occur while SCL is low and are accepted by the controller with the positive clock edge.
For what follows, refer to the table of logic allocations.
All telegrams are transmitted byte by byte, followed by a ninth clock pulse, during which the controller puts the SDA line on low (acknowledge condition). The first byte consists of seven address bits, with which the processor selects the PLL from a number of peripheral devices (chip select). The eighth bit is always low. In the data portion of the telegram the first bit of the first or third data byte determines whether a divider ratio or control information follows. In each case the byte following the first byte must be of the same data type (or a stop condition).
$V_{\mathrm{S}}$, GND When the supply voltage is applied, a power-on reset circuit prevents the PLL from putting the SDA line on low, which would block the bus.

## SIEMENS

## Circuit Description (cont'd)

## Logic Allocations

|  | MSB |  |  |  |  |  | A = Acknowledge |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address byte | 1 | 1 | 0 | 0 | 0 | MA1 | MAO | 0 | A |
| Prog. divider byte 1 | 0 | n14 | n13 | n12 | n11 | n10 | n9 | n8 | A |
| Prog. divider byte 2 | n7 | n6 | n5 | n4 | n3 | n2 | n1 | n0 | A |
| Control info. byte 1 | 1 | 51 | T1 | T0 | 1 | 1 | 1 | OS | A |
| Control info. byte 2 | P7 | P6 | P5 | P4 | X | P2 | P1 | P0 | A |

## Divider Ratio

$N=16384 \times \mathrm{n} 14+8192 \times \mathrm{n} 13+4096 \times \mathrm{n} 12+2048 \times \mathrm{n} 11+1024 \times \mathrm{n} 10+512 \times \mathrm{n} 9+256 \times \mathrm{n} 8+$ $+128 \times \mathrm{n} 7+64 \times \mathrm{n} 6+32 \times \mathrm{n} 5+16 \times \mathrm{n} 4+8 \times \mathrm{n} 3+4 \times \mathrm{n} 2+2 \times \mathrm{n} 1$ $+\mathrm{n} 0$

## Band Selection

P2-P0 = 1
Open-collector output is active.

## Port Outputs

P7-P4 = $1 \quad$ Open-collector output is active.

## Pump Current Switchover

$5 \mathrm{I}=1$
High current.
UD Disable
$\mathrm{OS}=1 \quad V_{\mathrm{D}}$ is disabled.

## Test Mode

$\mathrm{T} 1, \mathrm{~T} 0=0,0$
Normal mode
$\mathrm{T} 1=1$
$\mathrm{P} 6=f_{\text {REF }} ; \mathrm{P} 7=\mathrm{Cy}$
$\mathrm{T} 0=1$
Tristate charge pump PD is in high-impedance.

## SIEMENS

Circuit Description (cont'd)
Chip-Address Switching

| MA1 | MAO | Voltage on CAS |
| :--- | :--- | :--- |
| 0 | 0 | $(0-0.1) V_{\mathrm{S}}$ |
| 0 | 1 | open |
| 1 | 0 | $(0.4-0.6) V_{\mathrm{S}}$ |
| 1 | 1 | $(0.9-1) V_{\mathrm{S}}$ |



## Pulse Diagram

## Telegram Examples

Start-Addr-DR1-DR2-CW1-CW2-Stop
Start-Addr-CW1-CW2-DR1-DR2-Stop
Start-Addr-DR1-DR2-CW1-Stop
Start-Addr-CW1-CW2-DR1-Stop
Start-Addr-DR1-DR2-Stop
Start-Addr-CW1-CW2-Stop
Start-Addr-DR1-Stop

Start = start condition
Addr = address
DR1 = divider ratio 1st byte
DR2 = divider ratio 2nd byte
CW1 = control word 1st byte
CW2 = control word 2nd byte
Stop = stop condition

Pin Configuration (SDA 3302-5)
(top view)

## P-DIP-18-5



## SIEMENS

## Pin Definitions and Functions (SDA 3302-5)

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | PD | Active-filter input/charge-pump output |
| 2 | Q1 | Crystal |
| 3 | Q2 | Crystal |
| 4 | SDA | Data input/output for I ${ }^{2}$ C bus |
| 5 | SCL | Clock input for I ${ }^{2}$ C bus |
| 6 | P7 | Port output (open collector) |
| 7 | P6 | Port output (open collector) |
| 8 | P5 | Port output (open collector) |
| 9 | P4 | Port output (open collector) |
| 10 | CAS | Chip-address switchover |
| 11 | P2 | Port output (open collector) |
| 12 | P1 | Port output (open collector) |
| 13 | P0 | Port output (open collector) |
| 14 | $V_{S}$ | Supply voltage |
| 15 | UHF/VHF | Signal input |
| 16 | REF | Amplifier reference input |
| 17 | GND | Ground |
| 18 | UD | Output active filter |

Pin Configuration (SDA 3302-5X)
(top view)

## P-DSO-20-1

| PD [1] | 1 | $\bigcirc$ | 20 | $\square$ UD |
| :---: | :---: | :---: | :---: | :---: |
| Q1 ${ }^{\text {d }}$ | 2 |  | 19 | $\square$ GND |
| Q2 [1 | 3 |  | 18 | $\square$ REF |
| N.C. If | 4 |  | 17 | $\square \mathrm{UHF} / \mathrm{VHF}$ |
| SDA [1] | 5 |  | 16 | $\square V_{S}$ |
| SCL [1] | 6 |  | 15 | $\square \mathrm{P} 0$ |
| P7 [1 | 7 |  | 14 | $\square \mathrm{P} 1$ |
| N.C. ${ }^{\text {d }}$ | 8 |  | 13 | $\square \mathrm{P} 2$ |
| P6 [] | 9 |  | 12 | $\square$ CAS |
| P5 [1 | 10 |  | 11 | $\square \mathrm{P} 4$ |

## SIEMENS

Pin Definitions and Functions (SDA 3302-5X)

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | PD | Active-filter input/charge-pump output |
| 2 | Q1 | Crystal |
| 3 | Q2 | Crystal |
| 4 | N.C. | Not connected |
| 5 | SDA | Data input/output for I ${ }^{2}$ C bus |
| 6 | SCL | Clock input for I ${ }^{2}$ C bus |
| 7 | P7 | Port output (open collector) |
| 8 | N.C. | Not connected |
| 9 | P6 | Port output (open collector) |
| 10 | P5 | Port output (open collector) |
| 11 | P4 | Port output (open collector) |
| 12 | CAS | Chip-address switchover |
| 13 | P2 | Port output (open collector) |
| 14 | P1 | Port output (open collector) |
| 15 | P0 | Port output (open collector) |
| 16 | VS | Supply voltage |
| 17 | UHF/VHF | Signal input |
| 18 | REF | Amplifier reference input |
| 19 | GND | Ground |
| 20 | UD | Active-filter output |

Pin Configuration (SDA 3302-5X6)
(top view)

## P-DSO-16-1

| PD | 1 | $\bigcirc$ | 16 | $\square$ UD |
| :---: | :---: | :---: | :---: | :---: |
| Q1 [ | 2 |  | 15 | $\square$ GND |
| Q2 [1] | 3 |  | 14 | $\square$ REF |
| SDA $]^{\text {d }}$ | 4 |  | 13 | $\square \mathrm{UHF} / \mathrm{VHF}$ |
| SCL $]^{5}$ | 5 |  | 12 | $\square V_{\text {S }}$ |
| P7 [1] | 6 |  | 11 | $\square \mathrm{P} 1$ |
| P6 [1] | 7 |  | 10 | $\square$ CAS |
| P5 [1 | 8 |  | 9 | $\square \mathrm{P} 4$ |

## SIEMENS

Pin Definitions and Functions (SDA 3302-5X6)

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | PD | Active-filter input/output pump output |
| 2 | Q1 | Crystal |
| 3 | Q2 | Crystal |
| 4 | SDA | Data input/output for I ${ }^{2}$ C bus |
| 5 | SCL | Clock input for I $^{2}$ C bus |
| 6 | P7 | Port output (open collector) |
| 7 | P6 | Port output (open collector) |
| 8 | P5 | Port output (open collector) |
| 9 | P4 | Port output (open collector) |
| 10 | CAS | Chip-address switchover |
| 11 | P1 | Port output (open collector) |
| 12 | $V_{S}$ | Supply voltage |
| 13 | UHF/VHF | Signal input |
| 14 | REF | Amplifier reference input |
| 15 | GND | Ground |
| 16 | UD | Output active filter |

## SIEMENS

## Pin Definitions and Functions, Reference List

| SDA 3302 <br> P-DIP-18-5 <br> Pin No. | $\begin{aligned} & \text { SDA 3302X } \\ & \text { P-DSO-20-1 } \\ & \text { Pin No. } \end{aligned}$ | $\begin{aligned} & \hline \text { SDA 3302X6 } \\ & \text { P-DSO-16-1 } \\ & \text { Pin No. } \end{aligned}$ | Symbol | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | PD | Input active-filter input charge pump output |
| 2 | 2 | 2 | Q1 | Crystal |
| 3 | 3 | 3 | Q2 | Crystal |
| - | 4 | - | N.C. | Not connected |
| 4 | 5 | 4 | SDA | Data input/output for $\mathrm{I}^{2} \mathrm{C}$ bus |
| 5 | 6 | 5 | SCL | Clock input for $\mathrm{I}^{2} \mathrm{C}$ bus |
| 6 | 7 | 6 | P7 | Port output (open collector) |
| - | 8 | - | N.C. | Not connected |
| 7 | 9 | 7 | P6 | Port output (open collector) |
| 8 | 10 | 8 | P5 | Port output (open collector) |
| 9 | 11 | 9 | P4 | Port output (open collector) |
| 10 | 12 | 10 | CAS | Chip-address switchover |
| 11 | 13 | - | P2 | Port output (open collector) |
| 12 | 14 | 11 | P1 | Port output (open collector) |
| 13 | 15 | - | P0 | Port output (open collector) |
| 14 | 16 | 12 | $V_{\text {S }}$ | Supply voltage |
| 15 | 17 | 13 | UHF/VHF | Signal input |
| 16 | 18 | 14 | REF | Amplifier reference input |
| 17 | 19 | 15 | GND | Ground |
| 18 | 20 | 16 | UD | Output active filter |



## Block Diagram SDA 3302-5

Pin nos. refer to P-DIP-18 package only. For other packages, see reference list on page 16

## SIEMENS

## Absolute Maximum Ratings

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol ${ }^{2}$ | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Supply voltage | $V_{\text {S }}$ | -0.3 | 6 | V |  |
| Output PD | $V_{1}$ | -0.3 | $V_{\text {S }}$ | V |  |
| Crystal Q1 | $V_{2}$ | -0.3 | $V_{\text {S }}$ | V |  |
| Crystal Q2 | $V_{3}$ | -0.3 | $V_{\text {S }}$ | V |  |
| Bus input/output SDA | $V_{4}$ | -0.3 | 6 | V |  |
| Bus input SCL | $V_{5}$ | -0.3 | 6 | V |  |
| Port output P7, P6, P5, P4 | $V_{6,7,8,9}$ | -0.3 | 16 | V |  |
| Chip-address switchover | $V_{10}$ | -0.3 | $V_{\text {S }}$ | V |  |
| Port output P2, P1, P0 | $V_{11,12,13}$ | -0.3 | 16 | V | open collector |
| Signal input UHF/VHF | $V_{15}$ | -0.3 | 0.3 | V | for $V_{\mathrm{S}}=0 \mathrm{~V}$ |
| Reference input REF | $V_{16}$ | -0.3 | 0.3 | V | for $V_{\mathrm{S}}=0 \mathrm{~V}$ |
| Output active filter UD | $V_{18}$ | -0.3 | $V_{\text {S }}$ | V |  |
| Bus output SDA | $I_{4 L}$ | -1 | 5 | mA | open collector |
| Port output P7, P6, P5, P4 | $I_{6 L, 7 \mathrm{~L}, 8 \mathrm{lL}, 9 \mathrm{~L}}$ | -1 | 5 | mA | open collector |
| Port output P2, P1, P0 | $I_{11 L, 12 L, ~ 13 L}$ | -1 | 20 | mA | open collector |
| Chip temperature | $T_{\text {C }}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Total port output current | $Z_{\text {IL }}$ |  | 25 | mA |  |
| Storage temperature | $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal resistance (system-air) | $R_{\text {thSA }}$ |  | 80 | K/W |  |

2) Pin nos. refer to P-DIP-18 package

## Absolute Maximum Ratings

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol $^{2)}$ | Limit Values |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |

Operating Range

| Supply voltage | $V_{\mathrm{S}}$ | 4.5 | 5.5 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Ambient temperature | $T_{\mathrm{A}}$ | -20 | 80 | ${ }^{\circ} \mathrm{C}$ |  |
| Input frequency | $f_{15}$ | 16 | 1300 | MHz |  |
| Crystal frequency | $f_{2,3}$ |  | 4 | MHz |  |
| Programmable divider factor | $N$ | 256 | 32767 |  |  |

1) Design note: no $100 \%$ final inspection.
2) Pin nos. refer to P-DIP-18 package

## Characteristics

$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol ${ }^{2)}$ | Limit Values |  |  | Unit | Test Condition | Test Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |  |
| Current consumption | $I_{\text {S }}$ |  | 35 |  | mA | $V_{S}=5 \mathrm{~V}$ | 1 |
| Crystal-oscillator frequency | $f_{2,3}$ | 3.99975 | 4.000 | 4.00025 | MHz | series capacitance 18 pF ; $f_{\text {xtal }}=4 \mathrm{MHz}$ | 1 |
| Oscillator level ${ }^{1 \text { ) }}$ (Voltage across crystal) | $V_{2,3}$ |  | 2.6 |  | Vpp |  |  |
| Margin from 1 st ${ }^{1)}$ and 2nd harmonic |  |  | 20 |  | dB |  |  |
| Input Sensitivity UHF/VHF |  |  |  |  |  |  |  |
|  | $\begin{aligned} & a_{15} \\ & a_{15} \\ & a_{15} \end{aligned}$ | $\begin{aligned} & -27 / 10 \\ & -27 / 10 \\ & -27 / 10 \end{aligned}$ |  | $\begin{aligned} & \hline 3 / 315 \\ & 3 / 315 \\ & 3 / 315 \end{aligned}$ | 3) | $\begin{aligned} & \hline f_{15}=70-500 \mathrm{MHz} \\ & f_{15}=1000 \mathrm{MHz} \\ & f_{15}=1100 \mathrm{MHz} \end{aligned}$ | $\begin{array}{\|l} 2 \\ 2 \\ 2 \end{array}$ |

Band-Select Outputs P0-P2 (switch with open collector)

| Reserve current | $I_{13 H}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{13 \mathrm{H}}=13.5 \mathrm{~V}$ | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Residual voltage | $V_{13 \mathrm{~L}}$ |  |  | 0.5 | V | $I_{13 \mathrm{H}}=20 \mathrm{~mA}$ | 3 |

## Port Outputs P4-P7 (switch with open collector)

| Reserve current | $I_{9 \mathrm{H}}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{9 H}=13.5 \mathrm{~V}$ | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Residual voltage | $V_{9 \mathrm{~L}}$ |  |  | 0.5 | V | $I_{9 \mathrm{~L}}=1.7 \mathrm{~mA}$ | 4 |

Note: The sum of the currents in ports P0-P7 must not exceed 25 mA
Phase-Detector Output PD

| Pump current | $I_{1 \mathrm{H}}$ | $\pm 90$ | $\pm 230$ | $\pm 300$ | $\mu \mathrm{~A}$ | $5 \mathrm{I}=\mathrm{HIGH} ;$ <br> $V_{1}=2 \mathrm{~V}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Pump current | $I_{1 \mathrm{H}}$ | $\pm 22$ | $\pm 50$ | $\pm 75$ | $\mu \mathrm{~A}$ | $5 \mathrm{I}=\mathrm{LOW} ;$ <br> $V_{1}=2 \mathrm{~V}$ |  |
| Output voltage | $V_{1 \mathrm{~L}}$ | 1.0 |  | 2.5 | V | locked |  |

1) Design note: no $100 \%$ final inspection.
2) Pin nos. refer to P-DIP-18 package
3) $\mathrm{dBm} / \mathrm{mV}_{\mathrm{rms}}$ into $50 \Omega$

Characteristics (cont'd)
$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol $^{2)}$ | Limit Values |  |  | Unit | Test Condition | Test <br> Circuit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |  |

Output Active Filter UD (T0 = 1)

| Output current | $-I_{18}$ | 500 |  | $\mu \mathrm{A}$ | $\begin{aligned} & V_{18}=0.8 \mathrm{~V} \\ & I_{\mid \mathrm{H}}=90 \mu \mathrm{~A} \end{aligned}$ | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage | $V_{18}$ |  | 100 | mV | $V_{1 \mathrm{~L}}=0 \mathrm{~V}$ | 5 |
| Output voltage | $V_{18}$ |  | 500 | mV | OS = 1 | 5 |
| Chip-Address Switchover |  |  |  |  |  |  |
| Input current | $I_{10 \mathrm{H}}$ |  | 50 | $\mu \mathrm{A}$ | $V_{10 \mathrm{H}}=5 \mathrm{~V}$ | 7 |
| Input current | $-I_{10 \mathrm{H}}$ |  | 50 | $\mu \mathrm{A}$ | $V_{10 \mathrm{H}}=0 \mathrm{~V}$ | 7 |
| Bus Inputs SCL, SDA |  |  |  |  |  |  |
| Input voltage | $\begin{aligned} & V_{5 \mathrm{H}} \\ & V_{5 \mathrm{~L}} \end{aligned}$ | 3 | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 6 \\ 6 \end{array}$ |
| Input current | $I_{5 H}$ |  | 10 | $\mu \mathrm{A}$ | $V_{5 H}=V_{S}$ | 6 |
| Input current | $-I_{5 L}$ |  | 20 | $\mu \mathrm{A}$ | $V_{5 L}=0 \mathrm{~V}$ | 6 |

Output SDA (open collector)

| Reverse current |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $I_{4 \mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  | 10 | $\mu \mathrm{~A}$ | $V_{4 \mathrm{H}}=5.5 \mathrm{~V}$ | 6 |
| Edges SCL, SDA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Rise time |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Fall time |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Shift Clock SCL

| Frequency | $f_{5}$ | 0 |  | 100 | kHz |  | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H-pulse width | $t_{5 \mathrm{H}}$ | 4 |  |  | $\mu \mathrm{~s}$ |  | 6 |
| L-pulse width | $t_{5 \mathrm{~L}}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |  | 6 |

[^0]Characteristics (cont'd)
$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol $^{2)}$ | Limit Values |  |  | Unit | Test Condition | Test <br> Circuit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |  |

## Start

| Setup time | $t_{\text {Susta }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |  | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Hold time | $t_{\text {HDSta }}$ | 4 |  |  | $\mu \mathrm{~s}$ |  | 6 |

## Stop

| Setup time | $t_{\text {SUsto }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |  | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bus free | $t_{\text {BUF }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |  | 6 |

## Data Exchange

| Setup time | $t_{\text {sUDat }}$ | 0.25 |  |  | $\mu \mathrm{~s}$ |  | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Hold time | $t_{\text {HDDat }}$ | 0 |  |  | $\mu \mathrm{~s}$ |  | 6 |
| Input hysteresis <br>  <br> (1) |  |  | 300 |  | mV |  |  |
| SCL, SDA |  |  | 500 |  | kHz |  |  |
| Lowpass cutoff <br> frequency <br> SCL, SDA |  |  |  |  |  |  |  |

1) Design note: no $100 \%$ final inspection.
2) Pin nos. refer to P-DIP-18 package


## Test Circuit 1

Calibration of signal generator


## Test Circuit 2



## Test Circuit 3



## Test Circuit 4



## Test Circuit 5

$I^{2} \mathbf{C}$ Bus Timing Diagram


Broken line only for SDA.
UES01304

## Test Circuit 6



## Test Circuit 7


*1) This configuration of the load capacitances improves the balance of this crystal oscillator and thus reduces crosstalk.

UESOO191

## Application Circuit



## Application Circuit

## Calculation of Loop Filter

Loop bandwidth $\omega_{\mathrm{R}}=\sqrt{ }\left(I_{\mathrm{p}} \times K_{\mathrm{VCO}}\right) /\left(C_{1} \times P \times N\right)$
Attenuation: $\quad \xi=0.5 \times \omega_{\mathrm{R}} \times R \times C_{1}$
$P=$ prescaler
$N=$ programmable divider
$I_{\mathrm{p}} \quad=$ pump current
$K_{\mathrm{Vco}}=$ tuner slope
$R, C_{1}=$ loop filter
Example for channel 47:
$P=8, N=11520, I_{\mathrm{p}}=100 \mu \mathrm{~A} ; K_{\mathrm{VcO}}=18.7 \mathrm{MHz} / \mathrm{V}, R=22 \mathrm{k} \Omega$,
$C_{1}=180 \mathrm{nF}, \omega_{\mathrm{R}}=336 \mathrm{~Hz}, f_{\mathrm{r}}=54 \mathrm{~Hz}, \xi=0.67$
Standard dimensioning: $C_{2}=C_{1 / 5}$
Note: The high-impedance port outputs and CAS can be blocked against external noise with a capacitor of 1 nF .

## SIEMENS

## Input Sensitivity


$\mathbf{I}^{2} \mathrm{C}$ Bus Noise Immunity


The sinusoidal noise pulses are applied via a coupling capacitance of 33 pF to SCL and SDA inputs.

## Package Outlines

## Plastic-Package, P-DIP-18-5

(Plastic Dual In-Line Package)


1) Does not include plastic or metal protrusion of 0.25 max. per side

## Plastic-Package, P-DSO-20-1 (SMD)

(Plastic Dual Small Outline Package)


Index Marking

1) Does not Include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion

Plastic-Package, P-DSO-16-1 (SMD)
(Plastic Dual Small Outline Package)


1) Does not Include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our
Data Book "Package Information"
SMD = Surface Mounted Device
Dimensions in mm


[^0]:    2) Pin nos. refer to P-DIP-18 package
