

Document Title

## 128Kx36-Bit Synchronous Burst SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>REMARK</u>
0.0	Initial draft	May. 15. 1997	Preliminary
0.1	Modify power down cycle timing & Interleaved read timing, Insert Note 4 at AC timing characteristics. Change I <sub>SB1</sub> value from 10mA to 30mA. Change I <sub>SB2</sub> value from 10mA to 20mA.	Feb. 11. 1998	Preliminary
0.2	Change Undershoot spec from -3.0V(pulse width≤20ns) to -2.0V(pulse width≤tcYC/2) Add Overshoot spec 4.6V((pulse width≤tcYC/2) Change V <sub>IH</sub> max from 5.5V to V <sub>DD</sub> +0.5V	April. 14. 1998	Preliminary
0.3	Change I <sub>SB2</sub> value from 20mA to 30mA. Change V <sub>DD</sub> condition from V <sub>DD</sub> =3.3V+10%/-5% to V <sub>DD</sub> =3.3V+0.3V/-0.165V.	May. 13. 1998	Preliminary
1.0	Final spec Release	May. 15. 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

128Kx36-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Write Self-Timed Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V+0.3V/-0.165V Power Supply.
- 5V Tolerant Inputs except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- Asynchronous Output Enable Control.
- $\overline{ADSP}$ ,  $\overline{ADSC}$ ,  $\overline{ADV}$  Burst Control Pins.
- $\overline{LBO}$  Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention.
- TTL-Level Three-State Output.
- 100-TQFP-1420A


FAST ACCESS TIMES

Parameter	Symbol	-7	-8	-9	Unit
Cycle Time	t <sub>CYC</sub>	8.5	10	12	ns
Clock Access Time	t <sub>CD</sub>	7.5	8	9	ns
Output Enable Access Time	t <sub>OE</sub>	3.5	3.5	3.5	ns


GENERAL DESCRIPTION

The KM736V787 is 4,718,592 bits Synchronous Static Random Access Memory designed to support zero wait state performance for advanced Pentium/Power PC based system. And with  $\overline{CS1}$  high,  $\overline{ADSP}$  is blocked to control signals. It can be organized as 128K words of 36 bits. And it integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced components counts implementation of high performance cache RAM applications. Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count. Burst cycle can be initiated with either the address status processor ( $\overline{ADSP}$ ) or address status cache controller ( $\overline{ADSC}$ ) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance ( $\overline{ADV}$ ) input.  $\overline{ZZ}$  pin controls Power Down State and reduces Stand-by current regardless of CLK. The KM736V787 is implemented with SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A16	Address Inputs	32,33,34,35,36,37,44,45,46,47,48,49,50,81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
<u>ADV</u>	Burst Address Advance	83	VSS	Ground	17,40,67,90
<u>ADSP</u>	Address Status Processor	84	N.C.	No Connect	14,16,38,39,42,43,66
<u>ADSC</u>	Address Status Controller	85	DQa0~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
<u>CLK</u>	Clock	89	DQb0~b7		68,69,72,73,74,75,78,79
<u>CS1</u>	Chip Select	98	DQc0~c7		2,3,6,7,8,9,12,13
<u>CS2</u>	Chip Select	97	DQd0~d7		18,19,22,23,24,25,28,29
<u>CS2</u>	Chip Select	92	DQPa~Pd		51,80,1,30
<u>WEx</u>	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply (+3.3V)	4,11,20,27,54,61,70,77
<u>OE</u>	Output Enable	86	VSSQ	Output Ground	5,10,21,26,55,60,71,76
<u>GW</u>	Global Write Enable	88			
<u>BW</u>	Byte Write Enable	87			
<u>ZZ</u>	Power Down Input	64			
<u>LBO</u>	Burst Mode Control	31			

**FUNCTION DESCRIPTION**

The KM736V787 is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both GW and BW are high or when BW is low and WEa, WEb, WEc, and WEd are high. When ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. the data of cell array accessed by the current address are projected to the output pins.

Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and individual byte write operation.

All byte write occurs by enabling GW(independent of BW and WEx.), and individual byte write is performed only when GW is high and BW is low. In KM736V787, a 128Kx36 organization, WEa controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and DQPb, WEc controls DQc0 ~ DQc7 and DQPc and WEd controls DQd0 ~ DQd7 and DQPd.

CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.

ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when ADV is sampled low.

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.

**BURST SEQUENCE TABLE**

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0

(Linear Burst)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

NOTE : 1. LBO pin must be tied to high or low, and floating state must not be allowed.

**ASYNCHRONOUS TRUTH TABLE**

(See Notes 1 and 2):

Operation	ZZ	OE	I/O Status
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

**NOTE**

1. X means "Don't Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.

## SYNCHRONOUS TRUTH TABLE

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADSP	ADSC	ADV	WRITE	CLK	Address Accessed	Operation
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE : 1. X means "Don't Care".

2. The rising edge of clock is symbolized by ↑.

3. WRITE = L means Write operation in WRITE TRUTH TABLE.

WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

## WRITE TRUTH TABLE

GW	BW	WEa	WEb	WEc	WEd	Operation
H	H	X	X	X	X	READ
H	L	H	H	H	H	READ
H	L	L	H	H	H	WRITE BYTE a
H	L	H	L	H	H	WRITE BYTE b
H	L	H	H	L	L	WRITE BYTE c and d
H	L	L	L	L	L	WRITE ALL BYTEs
L	X	X	X	X	X	WRITE ALL BYTEs

NOTE : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

## ABSOLUTE MAXIMUM RATINGS\*

Parameter	Symbol	Rating	Unit
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.3 to 4.6	V
Voltage on V <sub>DDQ</sub> Supply Relative to V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V
Voltage on Input Pin Relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.3 to 6.0	V
Voltage on I/O Pin Relative to V <sub>SS</sub>	V <sub>IO</sub>	-0.3 to V <sub>DDQ</sub> + 0.5	V
Power Dissipation	P <sub>d</sub>	1.2	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>OPR</sub>	0 to 70	°C
Storage Temperature Range Under Bias	T <sub>BIAS</sub>	-10 to 85	°C

\*NOTE : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS**( $0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.6	V
	V <sub>DDQ</sub>	3.135	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V

**CAPACITANCE\***( $\text{TA}=25^{\circ}\text{C}$ ,  $f=1\text{MHz}$ )

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0V	-	8	pF

\*NOTE : Sampled not 100% tested.


**TEST CONDITIONS**( $\text{TA}=0$  to  $70^{\circ}\text{C}$ ,  $\text{V}_{\text{DD}}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ , unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time(Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

**DC ELECTRICAL CHARACTERISTICS**( $\text{TA}=0$  to  $70^{\circ}\text{C}$ ,  $\text{V}_{\text{DD}}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ )

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current(except ZZ)	I <sub>IL</sub>	V <sub>DD</sub> =Max , V <sub>IN</sub> =V <sub>SS</sub> to V <sub>DD</sub>	-2	+2	μA	
Output Leakage Current	I <sub>OL</sub>	Output Disabled, V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>DDQ</sub>	-2	+2	μA	
Operating Current	I <sub>CC</sub>	Device Selected, I <sub>OUT</sub> =0mA, ZZ≤V <sub>IL</sub> , All Inputs=V <sub>IL</sub> or V <sub>IH</sub> Cycle Time ≥ t <sub>CYC</sub> min	-7	-	350	mA
			-8	-	325	
			-9	-	300	
Standby Current	I <sub>SB</sub>	Device deselected, I <sub>OUT</sub> =0mA, ZZ≤V <sub>IL</sub> , f=Max, All Inputs≤0.2V or ≥ V <sub>DD</sub> -0.2V	-7	-	100	mA
			-8	-	90	
			-9	-	80	
	I <sub>SB1</sub>	Device deselected, I <sub>OUT</sub> =0mA, ZZ≤0.2V, f=0, All Inputs=fixed (V <sub>DD</sub> -0.2V or 0.2V)	-	-	30	mA
I <sub>SB2</sub>	Device deselected, I <sub>OUT</sub> =0mA, ZZ≥V <sub>DD</sub> -0.2V, f=Max, All Inputs≤V <sub>IL</sub> or ≥V <sub>IH</sub>	-	-	30	mA	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =8.0mA	-	0.4	V	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-4.0mA	2.4	-	V	
Input Low Voltage	V <sub>IL</sub>		-0.5*	0.8	V	
Input High Voltage	V <sub>IH</sub>		2.0	V <sub>DD</sub> +0.5**	V	

\* V<sub>IL</sub>(Min)=-2.0(Pulse Width ≤ t<sub>CYC</sub>/2)\*\* V<sub>IH</sub>(Max)=4.6(Pulse Width ≤ t<sub>CYC</sub>/2)\*\* In Case of I/O Pins, the Max. V<sub>IH</sub>=V<sub>DDQ</sub>+0.5V



\* Capacitive Load consists of all components of the test environment.

Fig. 1


\* Including Scope and Jig Capacitance

**AC TIMING CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ )

Parameter	Symbol	KM736V787-7		KM736V787-8		KM736V787-9		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	t <sub>CYC</sub>	8.5	-	10	-	12	-	ns
Clock Access Time	t <sub>CD</sub>	-	7.5	-	8	-	9	ns
Output Enable to Data Valid	t <sub>OE</sub>	-	3.5	-	3.5	-	3.5	ns
Clock High to Output Low-Z	t <sub>LZC</sub>	0	-	0	-	0	-	ns
Output Hold from Clock High	t <sub>OH</sub>	2	-	2	-	2	-	ns
Output Enable Low to Output Low-Z	t <sub>LZOE</sub>	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	t <sub>HZOE</sub>	-	3.5	-	3.5	-	3.5	ns
Clock High to Output High-Z	t <sub>HZC</sub>	2	3.5	2	3.5	2	3.5	ns
Clock High Pulse Width	t <sub>CH</sub>	3	-	4	-	4.5	-	ns
Clock Low Pulse Width	t <sub>CL</sub>	3	-	4	-	4.5	-	ns
Address Setup to Clock High	t <sub>AS</sub>	2.0	-	2.0	-	2.0	-	ns
Address Status Setup to Clock High	t <sub>SS</sub>	2.0	-	2.0	-	2.0	-	ns
Data Setup to Clock High	t <sub>DS</sub>	2.0	-	2.0	-	2.0	-	ns
Write Setup to Clock High	t <sub>WS</sub>	2.0	-	2.0	-	2.0	-	ns
Address/Advance Setup to Clock High	t <sub>ADVS</sub>	2.0	-	2.0	-	2.0	-	ns
Chip Select Setup to Clock High	t <sub>CSS</sub>	2.0	-	2.0	-	2.0	-	ns
Address Hold from Clock High	t <sub>AH</sub>	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	t <sub>SH</sub>	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	t <sub>DH</sub>	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High	t <sub>WH</sub>	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	t <sub>ADVH</sub>	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	t <sub>CSH</sub>	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	t <sub>PDS</sub>	2	-	2	-	2	-	cycle
ZZ Low to Power Up	t <sub>PUS</sub>	2	-	2	-	2	-	cycle

**NOTE :** 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever  $\overline{\text{ADSC}}$  and/or  $\overline{\text{ADSP}}$  is sampled low and  $\overline{\text{CS}}$  is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.  
 2. Both chip selects must be active whenever  $\overline{\text{ADSC}}$  or  $\overline{\text{ADSP}}$  is sampled low in order for the this device to remain enabled.  
 3.  $\overline{\text{ADSC}}$  or  $\overline{\text{ADSP}}$  must not be asserted for at least 2 Clock after leaving ZZ state.  
 4. At any given voltage and temperature, t<sub>hzc</sub> is less than t<sub>lzc</sub>.

TIMING WAVEFORM OF READ CYCLE




□ Don't Care  
 ☒ Undefined


NOTES:  $\overline{WRITE} = L$  means  $\overline{GW} = L$ , or  $\overline{GW} = H$ ,  $\overline{BW} = L$ ,  $\overline{WE} = L$   
 $\overline{CS} = L$  means  $\overline{CS}_1 = L$ ,  $\overline{CS}_2 = H$  and  $\overline{CS}_2 = L$   
 $\overline{CS} = H$  means  $\overline{CS}_1 = H$ , or  $\overline{CS}_1 = L$  and  $\overline{CS}_2 = H$ , or  $\overline{CS}_1 = L$ , and  $\overline{CS}_2 = L$



TIMING WAVEFORM OF WRTE CYCLE




**TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE(ADSP CONTROLLED,  $\overline{\text{ADSC}}=\text{HIGH}$ )**




□ Don't Care  
 ⊗ Undefined

**TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED,  $\overline{\text{ADSP}}=\text{HIGH}$ )**




Don't Care  
 Undefined

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSP CONTROLLED,  $\overline{\text{ADSC}}=\text{HIGH}$ )



TIMING WAVEFORM OF POWER DOWN CYCLE




□ Don't Care  
 ⊠ Undefined

APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 128Kx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HiGH)



\*NOTES n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth

□ Don't Care    ⊗ Undefined

PACKAGE DIMENSIONS

100-TQFP-1420A

Units; millimeters/Inches

