

LH5P8512

PRELIMINARY

CMOS 4M (512K × 8) Pseudo-Static RAM

FEATURES

- 524,288 × 8 bit organization
- Access time: 60/70/80 ns (MAX.)
- Cycle time: 110/130/150 ns (MIN.)
- Power supply:
 - 5 V ± 10% for operation
 - 3.0 V to 5.5 V for data retention
- Power consumption:
 - Operating: 500 mW (MAX.)
 - Standby: 550 μW (MAX.)
 - Self refresh:
 - 550 μW (MAX.) V_{CC} = 5.5 V
 - 275 μW (MAX.) V_{CC} = 3.0 V
- TTL compatible I/O
- Available for address refresh, auto-refresh and self-refresh modes
- 2,048 refresh cycles/32 ms
- Non-multiplexed address input
- Read-Modify-Write capability

- Compatible with JEDEC standard 4M SRAM pinout
- Packages:
 - 32-pin, 600-mil DIP
 - 32-pin, 525-mil SOP
 - 32-pin, 400-mil TSOP II *
 - (normal/reverse bend pins)


DESCRIPTION

The LH5P8512 is a 4M bit Pseudo-Static RAM organized as 524,288 × 8 bits. It is fabricated using silicon-gate CMOS process technology.


A PSRAM uses on-chip refresh circuitry with a DRAM memory cell for pseudo-static operation which eliminates external clock inputs, while having the same pinout as industry standard SRAMs. Moreover, due to the functional similarities between PSRAMs and SRAMs, existing 512K × 8 SRAM sockets can be filled with the LH5P8512 with little changes. The advantage is the cost savings realized with the lower cost PSRAM.

The LH5P8512 PSRAM can be used for data memory of compact systems such as palm-top terminal equipment, electronic organizers and notebook personal computers, in place of a low power SRAM, or a slow-refresh DRAM, by offering low cost, low power standby, high density and simple interface.

* Consult factory for availability.



**Figure 1. Pin Connections for DIP, SOP and
TSOP II Packages**



SP8512-2

Figure 2. LH5P8512 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₈	Address input
WE	Write Enable input
OE/RFSH	Output Enable input/Refresh input

SIGNAL	PIN NAME
CE	Chip Enable input
I/O ₀ - I/O ₇	Data input/output

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Applied voltage on any pin	V _T	1.0 to +7.0	V	1
Output short circuit current	I _O	50	mA	
Power consumption	P _D	1	W	
Operating temperature	T _{OPR}	0 to +70	°C	
Storage temperature	T _{STG}	55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input voltage	V _{IH}	2.4		6.5	V
	V _{IL}	1.0		0.8	V

DC CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	LH5P8512-60L		UNIT	NOTE
			MIN.	MAX.		
Operating current	I _{CC1}	t _{RC} = t _{RC} (MIN.)		100	mA	1,2
Standby current	I _{CC2}	CE = OE/RFSH = V _{IH} (MIN.)		1.0	mA	1,2
		CE = OE/RFSH = V _{CC} - 0.2 V		100	μA	1
Address refresh average current	I _{CC3}	V _{IH} (MIN.)/V _{IL} (MAX.) on all inputs, t _{RC} = 15.625 μs		1.5	mA	1
		V _{CC} - 0.2 V/0.2 V on all inputs, t _{RC} = 15.625 μs		600	μA	1,2
Auto refresh average current	I _{CC4}	V _{IH} (MIN.)/V _{IL} (MAX.) on all inputs, t _{FC} = 15.625 μs		1.5	mA	1,2
		V _{CC} - 0.2 V/0.2 V on all inputs, t _{FC} = 15.625 μs		600	μA	1,2
Self refresh average current	I _{CC5}	CE = V _{IH} (MIN.), OE/RFSH = V _{IL} (MAX.), V _{CC} = 5.5 V		1.0	mA	1,2
		CE = V _{CC} - 0.2 V, OE/RFSH = 0.2 V, V _{CC} = 5.5 V		100	μA	1
		CE = V _{CC} - 0.2 V, OE/RFSH = 0.2 V, V _{CC} = 3.0 V		50	μA	1
Input leakage current	I _{LI}	0 V ≤ V _{IN} ≤ 6.5 V, 0 V on all other test pins	-10	10	μA	
Output leakage current	I _{LO}	0 V ≤ V _{OUT} ≤ 6.5 V, Outputs in High-Z state	-10	10	μA	
Output HIGH voltage	V _{OH}	I _{OH} = -1.0 mA	2.4		V	
Output LOW voltage	V _{OL}	I _{OL} = 2.1 mA		0.4	V	
Data retention voltage	V _R		3.0	5.5	V	

NOTES:


1. The output pins are in high-impedance state.
 2. I_{CC1}, I_{CC2}, I_{CC3} and I_{CC4} depend on the cycle time.

AC CHARACTERISTICS^{1,2,3,4} ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$)

PARAMETER	SYMBOL	LH5P8512-60L		UNIT	NOTE
		MIN.	MAX.		
Random read, write cycle time	t_{RC}	110		ns	
Read modify write cycle time	t_{RMW}	165		ns	
\overline{CE} pulse width	t_{CE}	60	10,000	ns	
\overline{CE} precharge time	t_p	40		ns	
Address setup time	t_{AS}	0		ns	
Address hold time	t_{AH}	15		ns	
Read command setup time	t_{RCS}	0		ns	
Read command hold time	t_{RCH}	0		ns	
CE access time	t_{CEA}		60	ns	
OE access time	$t_{OE A}$		30	ns	
CE to output in Low-Z	t_{CLZ}	20		ns	
OE to output in Low-Z	t_{OLZ}	0		ns	
Chip disable to output in High-Z	t_{CHZ}	0	20	ns	5
Output disable to output in High-Z	t_{OHZ}	0	20	ns	5
Write enable to output in High-Z	t_{WHZ}	0	20	ns	5
OE setup time	t_{OES}	0		ns	
OE hold time	t_{OEH}	15		ns	
Write command pulse width	t_{WP}	20		ns	
Write command setup time	t_{WCS}	20	10,000	ns	
Write command hold time	t_{WCH}	60	10,000	ns	
Data setup time from write	t_{DSW}	20		ns	
Data setup time from CE	t_{DSC}	20		ns	
Data hold time from write	t_{DHW}	0		ns	
Data hold time from CE	t_{DHC}	0		ns	
Transition time (rise and fall)	t_T	3	50	ns	
Refresh time interval	t_{REF}		32	ms	
Auto refresh cycle time	t_{FC}	110		ns	
Refresh delay time from CE	$t_{RF D}$	15		ns	
Refresh pulse width (Auto refresh)	t_{FAP}	30	8,000	ns	6
Refresh precharge time (Auto refresh)	t_{FP}	30		ns	6
Refresh pulse width (Self refresh)	t_{FAS}	8,000		ns	6
CE delay time from refresh precharge (Self refresh)	t_{FRS}	140		ns	6
V _{CC} recovery time after data retention	t_R	5		ms	

NOTES:

- In order to initialize the circuit, \overline{CE} should be kept in V_{IH} for 100 μs after power-up.
- AC characteristics are measured at $t_T = 5$ ns.
- AC characteristics are measured at the following condition (see figure at right):
 - Measured with a load equivalent to TTL + 100 pF.
 - t_{CHZ} , t_{OHZ} , and t_{WHZ} define the time at which the output achieve the open circuit condition and are not referenced to output voltage levels.
 - Auto refresh and self refresh are defined by RFSH pulse width during $CE = V_{IH}$. If RFSH pulse width is less than t_{FAP} (MAX.), the cycle is an auto refresh cycle and memory cells are refreshed by the internal counter. If RFSH pulse width is more than t_{FAS} (MIN.), the cycle is a self refresh cycle and memory cells are refreshed by the internal clock automatically.



5P8512-3




Figure 3. Read Cycle




Figure 4. Write Cycle




Figure 5. Read Write/Read-Modify-Write Cycle




Figure 6. Address Refresh Cycle




Figure 7. Auto Refresh Cycle

SP8512-8





Figure 8. Self Refresh Cycle

SP8512-9



SP8512-10

Figure 9. Data Retention Mode

ORDERING INFORMATION

LH5P8512 Device Type	X Package	- ## Speed	
		60L 60	Access Time (ns)
		70L 70	
		80L 80	
		Blank	32-pin, 600-mil DIP (DIP32-P-600)
		N	32-pin, 525-mil SOP (SOP32-P-525)
		S	32-pin, TSOP(II) (TSOP32-P-400) *
		SR	32-pin, TSOP(II) Reverse bend (TSOP32-P-400) *
CMOS 4M (512K x 8) Pseudo-Static RAM			
* Consult factory for availability			
Example: LH5P8512N-60L (CMOS 4M (512K x 8) Pseudo-Static RAM, 60 ns, 32-pin, 525-mil SOP)			5P8512-11