Product Preview

# 2.5V / 3.3V SiGe Differential Receiver/Driver with RSECL\* Outputs

### \*Reduced Swing ECL

The SG16 is a Silicon Germanium differential receiver/driver. The device is functionally equivalent to the EP16 and LVEP16 devices with much higher bandwidth and lower EMI capabilities.

Inputs contain internal 50  $\Omega$  termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), HSTL, GTL, TTL, CMOS, CML, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV. For LVDS, CML, or CMOS outputs, use the device product numbers NBSGL16, NBSGM16, or NBSGC16.

The  $V_{BB}$  and  $V_{MM}$  pins are internally generated voltage supplies available to this device only. The  $V_{BB}$  is used for single–ended NECL or PECL inputs and the  $V_{MM}$  pin is used for CMOS inputs. For all single–ended input conditions, the unused differential input is connected to  $V_{BB}$  or  $V_{MM}$  as a switching reference voltage.  $V_{BB}$  or  $V_{MM}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{MM}$  via a 0.01  $\mu$ f capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  and  $V_{MM}$  outputs should be left open.

- Maximum Frequency > 12 GHz Typical
- 40 ps Typical Rise and Fall Times
- RSPECL Output with RSPECL, PECL, HSTL, GTL, TTL, CMOS, CML, or LVDS Inputs with Operating Range: V<sub>CC</sub> = 2.375 V to 3.6 V with V<sub>EE</sub> = 0 V
- RSNECL Output with RSNECL or NECL Inputs with Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -2.375 V to -3.6 V
- RSECL Output Level (400 mV Peak–to–Peak Output), Differential Output Only
- 75 k $\Omega$  Pulldown Resistor on D and  $\overline{D}$ , 36.5 k $\Omega$  Pullup Resistor on  $\overline{D}$
- 50 Ω Internal Input Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices
- ESD Protection: (TBD)
- V<sub>BB</sub> and V<sub>MM</sub> Reference Voltage Output
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test (TBD)
- Moisture Sensitivity Level 3: ASE Requires Drypack
- Flammability Rating: TBD
- Transistor Count: 167 Devices

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



http://onsemi.com

MARKING DIAGRAM\*



BGA-16 BA SUFFIX CASE 489



L = Wafer Lot Y = Year W = Work Week

\*For additional information, refer to Application Note AND8002/D

#### ORDERING INFORMATION

Device	Package	Shipping
NBSG16BA	4x4 BGA–16	810 Units/Tray
NBSG16BAR2	4x4 BGA–16	2500 Tape & Reel




Figure 1. Pinout (Top View)

#### **PIN DESCRIPTION**

PIN	FUNCTION
D*, <del>D</del> **	ECL, HSTL, GTL, TTL, CMOS. CML, LVDS compatible inputs
$Q, \overline{Q}$	RSECL Data Outputs
VTD	50 Ω Internal Input Termination Resistor
VTD	50 Ω Internal Input Termination Resistor
V <sub>MM</sub>	CMOS Reference Voltage Output, V <sub>CC</sub> /2
V <sub>BB</sub>	ECL Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect

- \* Pin will default low when left open.
- \*\* Pin will default to a slightly higher potential than D when both are left open.




Figure 2. Logic Diagram

#### MAXIMUM RATINGS (Note 1.)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	Positive Power Supply	V <sub>EE</sub> = 0 V		3.8	V
V <sub>EE</sub>	Negative Power Supply	V <sub>CC</sub> = 0 V		-3.8	V
V <sub>I</sub>	Positive Input Negative Input	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_{I}\!\leq\!V_{CC} \\ V_{I}\!\geq\!V_{EE} \end{array}$	3.8 -3.8	V
l <sub>out</sub>	Output Current	Continuous Surge		25 50	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			1	mA
I <sub>MM</sub>	V <sub>MM</sub> Sink/Source			1	mA
TA	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	16 BGA 16 BGA	149 127	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction to Case)	std bd	16 BGA	TBD	°C/W
T <sub>sol</sub>	Wave Solder	TBD		265	°C

<sup>1.</sup> Maximum Ratings are those values beyond which device damage may occur.

#### DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT $V_{CC}$ = 2.5 V; $V_{EE}$ = 0 V (Note 2.)

		<b>−40</b> °C		25°C							
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current					25					mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3.)					1400					mV
V <sub>OL</sub>	Output LOW Voltage (Note 3.)					1000					mV
$V_{BB}$	PECL Output Voltage Reference					1200					
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Note 4.)	1.2		2.5	1.2		2.5	1.2		2.5	V
V <sub>MM</sub>	CMOS Output Voltage Reference V <sub>CC</sub> /2					1250					mV
R <sub>T</sub>	Internal Termination Resistor					50					Ω
I <sub>IH</sub>	Input HIGH Current			150			150			150	μА
I <sub>IL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

- Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.125 V to -1.1 V.
   All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

#### DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT $V_{CC} = 3.3 \text{ V}$ ; $V_{EE} = 0 \text{ V}$ (Note 5.)

•		–40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current					25					mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6.)					2200					mV
V <sub>OL</sub>	Output LOW Voltage (Note 6.)					1800					mV
$V_{BB}$	PECL Output Voltage Reference					2000					
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Note 7.)	1.2		3.3	1.2		3.3	1.2		3.3	٧
V <sub>MM</sub>	CMOS Output Voltage Reference V <sub>CC</sub> /2					1650					mV
R <sub>T</sub>	Internal Termination Resistor					50					Ω
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: SiGe Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.925 V to -0.3 V.
- 6. All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.
   7. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

#### DC CHARACTERISTICS, NECL OR RSNECL INPUT WITH NECL OUTPUT $V_{CC} = 0 \text{ V}; V_{EE} = -3.6 \text{ V} \text{ to } -2.375 \text{ V} \text{ (Note 8.)}$

			-40°C			25°C			85°C			
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current						25					mA
V <sub>OH</sub>	Output HIGH Voltage (Note 9.)						-1100					mV
V <sub>OL</sub>	Output LOW Voltage (Note 9.)						-1500					mV
$V_{BB}$	NECL Output Voltage Reference						-1300					mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 10.)		V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	٧
V <sub>MM</sub>	CMOS Output Voltage Reference						V <sub>EE</sub> /2					mV
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	<u>D</u>	0.5 -150			0.5 -150			0.5 -150			μА

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

#### AC CHARACTERISTICS $V_{CC}$ = 0 V; $V_{EE}$ = -3.6 V to -2.375 V or $V_{CC}$ = 2.375 V to 3.6 V; $V_{EE}$ = 0 V

	00 1 22 00										
			–40°C		25°C				_		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 3. F <sub>max</sub> /JITTER) (Note 11.)					> 12					GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to P to P Output Differential					150					ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 12.)					TBD					ps
<sup>†</sup> JITTER	Cycle-to-Cycle Jitter (See Figure 3. F <sub>max</sub> /JITTER) (Note 11.)					TBD					ps
$V_{PP}$	Input Voltage Swing				150	400					mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q, $\overline{Q}$ (20% – 80%)					40					ps

Input and output parameters vary 1:1 with V<sub>CC</sub>.
 All loading with 50 ohms to V<sub>CC</sub> –2.0 volts.
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

<sup>11.</sup> Measured using a 400 mV source, 50% duty cycle clock source. All loading with 50 ohms to V<sub>CC</sub>-2.0 V.

12. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.




Figure 3. F<sub>max</sub>/Jitter




Figure 4. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 – Termination of ECL Logic Devices)

#### **Resource Reference of Application Notes**

AN1404 – ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1504 - Metastability and the ECLinPS Family

AN1568 - Interfacing Between LVDS and ECL

AN1650 - Using Wire-OR Ties in ECLinPS Designs

AN1672 – The ECL Translator Guide

AND8001 - Odd Number Counters Design


AND8002 - Marking and Date Codes

AND8009 – ECLinPS Plus Spice I/O Model Kit
AND8020 – Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

#### **PACKAGE DIMENSIONS**

#### BGA-16 **BA SUFFIX** PLASTIC 4 X 4 BGA FLIP CHIP PACKAGE **CASE 489** ISSUE O



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  3. DIMENSION 6 IS MEASURED AT THE MAXIMUM
  SOLDER BALL DIAMETER, PARALLEL TO DATUM
- PLANE Z.

  ADATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

  S. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

MILLIN	MILLIMETERS									
MIN	MAX									
1.40	MAX									
0.25	0.35									
1.20	1.20 REF									
0.30	0.50									
4.00	BSC									
4.00	BSC									
1.00	BSC									
0.50	BSC									
	MIN 1.40 0.25 1.20 0.30 4.00 4.00									

## **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.