



# 128Kx72 Synchronous Flow Through SRAM MODULE ADVANCED\*

## FEATURES

- Fast Access Times of 10 and 11ns
- Fast  $\overline{OE}$  Access Time of 5ns
- Packaging:
  - 164 lead, 27.8mm (1.09 inch) square CQFP, 4.57mm (0.180 inch) high
- Single +3.3V - 5% +10% Power Supply
- 5V-Tolerant Common Data I/O
- Individual Byte Write Control and Global Write
- Flow through Data Bus
- Commercial, Industrial and Military Temperature Ranges
- Write Pass-through Capability
- Clock Controlled, Registered, Address, Data and Control
- Internally Self-timed Write Cycle
- Burst Control Pin (Interleaved or Linear Burst)

*\* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.*







FIG. 2 BLOCK DIAGRAM FOR WY128K72V-XG5X



**PIN CONFIGURATION DESCRIPTION**

<b>Pin</b>	<b>Type</b>	<b>Description</b>
A0-16	Input	Synchronous Address: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
$\overline{BW}0-7$	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle
$\overline{GW}$	Input	Global Write: This active LOW input allows a full 72-bit WRITE to occur independent of the $\overline{BW}0-7$ lines and must meet the setup and hold times around the rising edge of CLK.
CLK	Input	Clock: This signal registers the address, data, chip select, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet the setup and hold times around the clock's rising edge.
$\overline{CS}1-4$	Input	Synchronous Chip Select Inputs: These active LOW inputs are used to enable each device and condition the internal use of $\overline{ADSP}$ . $\overline{CSx}$ is sampled only when a new external address is loaded.
$\overline{OE}$	Input	Output Enable: This active LOW, asynchronous input enables the Data I/O output drivers.
$\overline{ADV}$	Input	Synchronous Address Advance: This active LOW input is used to advance the internal bus counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, $\overline{ADV}$ must be HIGH at the rising edge of the first clock after an $\overline{ADSP}$ cycle is initiated.
$\overline{ADSP}$	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of byte write enables and $\overline{ADSC}$ , but dependent upon $\overline{CSx}$ . $\overline{ADSP}$ is ignored if $\overline{CSx}$ is HIGH.
$\overline{ADSC}$	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if $\overline{CSx}$ is LOW. $\overline{ADSC}$ is also used to place the chip into power-down state when $\overline{CSx}$ is HIGH.
MODE	Input	Mode: This input selects the burst sequence. A LOW on this pin selects a linear burst. NC or HIGH on this pin selects "interleaved burst." Do not alter input state while device is operating.
ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
DQ0-63	Input/Output	Data Inputs/Outputs: Input data must meet setup and hold times around the rising edge of CLK.
DQP0-7	Input/Output	Parity Data I/Os
Vcc	Supply	Power Supply (3.3V)
GND	Supply	Ground
NC	-	Not Connected

**INTERLEAVED BURST ADDRESS TABLE**  
(Mode = NC/High)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
X...X00	X...X01	X...X10	X...X11
X...X01	X...X00	X...X11	X...X10
X...X10	X...X11	X...X00	X...X01
X...X11	X...X10	X...X01	X...X00

**PARTIAL TRUTH TABLE FOR WRITE COMMANDS**

Function	GW	BW <sub>0</sub>	BW <sub>1</sub>
READ	H	H	H
WRITE byte "0"	H	L	H
WRITE byte "1"	H	H	L
WRITE all bytes	H	L	L
WRITE all bytes	L	X	X

**LINEAR BURST ADDRESS TABLE**  
(Mode = Low)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
X...X00	X...X01	X...X10	X...X11
X...X01	X...X10	X...X11	X...X00
X...X10	X...X11	X...X00	X...X01
X...X11	X...X00	X...X01	X...X10

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Min	Max	Unit
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	-0.5	+4.6	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	-0.5	+4.6	V
V <sub>IN</sub>	-0.5	V <sub>CC</sub> +0.5	V
Short Circuit Output Current		100	mA
Operating Temperature	-55	+125	°C
Storage Temperature	-65	+150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a Stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TRUTH TABLE**

Function	Address Used	CS <sub>x</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power Down	None	H	L	X	L	X	X	X	L-H	High-Z
SNOOZE MODE, Power Down	None	X	H	X	X	X	X	X	X	High-Z
READ Cycle, Begin Burst	External	L	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	L	X	X	X	H	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	H	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	L	H	L	X	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	H	L	X	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	X	L	H	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	X	L	H	H	L	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	H	L	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	L	X	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	X	L	H	H	L	L	X	L-H	D
WRITE Cycle, Continue Burst	Next	H	L	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	L	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	L	H	H	H	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	H	L	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	L	X	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	L	H	H	H	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	H	L	X	H	H	L	X	L-H	D

**NOTE:**

1. X means "don't care." H means logic HIGH. L means logic Low.
2. For WRITE = L means any one or more byte enable signals (BW<sub>x</sub>) are LOW or GW is LOW. WRITE = H for all BW<sub>x</sub>, GW HIGH.
3. All inputs except OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
4. Suspending burst generates wait cycle.
5. For a WRITE operation following a READ operation, OE must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
7. ADSP LOW always initiates an internal READ cycle at the L-H edge of CLK. A WRITE cycle is performed by setting one or more byte write enables and BWE LOW or GW LOW for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for clarification.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Conditions	Units		
			Min	Max	
Input High (Logic 1) Voltage (1, 2)	V <sub>IH</sub>		2.0	V <sub>CC</sub> + 0.3	V
Input Low (Logic 0) Voltage (1, 2)	V <sub>IL</sub>		-0.3	0.8	V
Input Leakage Current (3)	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> (Data In)	-4	4	μA
Output Leakage Current	I <sub>LO</sub>	Output(s) disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	1	μA
Output High Voltage (1, 3)	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4		V
Output Low Voltage (1, 3)	V <sub>OL</sub>	I <sub>OL</sub> = 8mA		0.4	V
Supply Voltage (1)	V <sub>CC</sub>		3.135	3.6	V

**NOTES:**

- All voltages referenced to V<sub>SS</sub> (GND).
- Overshoot: V<sub>IH</sub> ≤ +4.6V for t ≤ t<sub>kc</sub>/2 for I ≤ 20mA  
Undershoot: V<sub>IL</sub> ≤ -0.7V for t ≤ t<sub>kc</sub>/2 for I ≤ 20mA  
Power-up: V<sub>IH</sub> ≤ +3.6V and V<sub>DD</sub> ≤ 3.135V for t ≤ 200ms
- MODE pin has an internal pull-up. This pin exhibits an input leakage current of ±40μA.
- The load used for V<sub>OH</sub>, V<sub>OL</sub> testing is shown in the DC Output Load Equivalent.

**DC CHARACTERISTICS**  
(V<sub>CC</sub> = 3.3V -5% +10%)

Parameter	Conditions	Symbol	Max	Unit
Power Supply Current: Operating (1,2)	Device selected; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; cycle time ≥ t <sub>kc</sub> min; V <sub>CC</sub> = Max; outputs open	I <sub>CC</sub>	800	mA
Power Supply Current: Idle (1,2)	Device selected; V <sub>CC</sub> = Max; ADSC, ADSP, ADV, GW, BWx ≥ V <sub>IH</sub> ; all inputs ≤ V <sub>SS</sub> + 0.2 or ≥ V <sub>CC</sub> - 0.2; cycle time ≥ t <sub>kc</sub> min; outputs open	I <sub>CC1</sub>	240	mA
CMOS Standby (2)	Device deselected; V <sub>CC</sub> = Max; all inputs ≤ V <sub>SS</sub> + 0.2 or ≥ V <sub>CC</sub> - 0.2; all inputs static; CLK frequency = 0	I <sub>SB2</sub>	40	mA
TTL Standby (2)	Device deselected; V <sub>CC</sub> = Max; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; all inputs static; V <sub>CC</sub> = Max; CLK frequency = 0	I <sub>SB3</sub>	100	mA
Clock Running (2)	Device deselected; V <sub>CC</sub> = Max; all inputs ≤ V <sub>SS</sub> + 0.2 or ≥ V <sub>CC</sub> - 0.2; CLK cycle time ≥ t <sub>kc</sub> min	I <sub>SB4</sub>	240	mA

**NOTES:**

- I<sub>CC</sub> is specified with no output current and increases with greater output loading and faster cycle times.
- "Device Deselected" means the device is in Power-Down mode as defined in the truth table. "Device Selected" means the device is active.

**CAPACITANCE**

Description	Conditions	Symbol	Max	Units
Input Capacitance (CSx, BWx)	T <sub>A</sub> = 25°C; f = 1MHz	C <sub>i</sub>	15	pF
Input Capacitance (OE, ADSP, ADSC, GW)		C <sub>i</sub>	40	pF
Input/Output Capacitance (DQ)		C <sub>o</sub>	15	pF
Address Capacitance		C <sub>A</sub>	40	pF
Clock Capacitance		C <sub>CK</sub>	40	pF

**NOTE:** These parameters are guaranteed by design but not tested.



**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**  
(V<sub>CC</sub> = 3.3V -5% +10%)

Parameter	Symbol	-10		-11		Unit
		Min	Max	Min	Max	
<b>Clock</b>						
Clock Cycle Time	t <sub>kc</sub>	15		15		ns
Clock Frequency	t <sub>kf</sub>		66		66	MHz
Clock HIGH Time	t <sub>kh</sub>	5		5		ns
Clock LOW Time	t <sub>kl</sub>	5		5		ns
<b>Output Times</b>						
Clock to Output Valid	t <sub>ko</sub>		10		11	ns
Clock to Output Invalid (2)	t <sub>koX</sub>	3		3		ns
Clock to Output in Low-Z (2, 3, 4)	t <sub>koLZ</sub>	4		4		ns
Clock to Output in High-Z (2, 3, 4)	t <sub>koHZ</sub>		5.0		5.0	ns
OE to Output Valid (5)	t <sub>oeo</sub>		5.0		5.0	ns
OE to Output in Low-Z (2, 3, 4)	t <sub>oeLZ</sub>	0		0		ns
OE to Output in High-Z (2, 3, 4)	t <sub>oeHZ</sub>		5.0		5.0	ns
<b>Setup Times</b>						
Address (6, 7)	t <sub>as</sub>	2.5		2.5		ns
Address Status ( $\overline{\text{ADSC}}$ , $\overline{\text{ADSP}}$ ) (6, 7)	t <sub>adss</sub>	2.5		2.5		ns
Address Advance ( $\overline{\text{ADV}}$ ) (6, 7)	t <sub>aas</sub>	2.5		2.5		ns
Byte Write Enables ( $\overline{\text{BWx}}$ , $\overline{\text{GW}}$ ) (6, 7)	t <sub>ws</sub>	2.5		2.5		ns
Data-In (6, 7)	t <sub>ds</sub>	2.5		2.5		ns
Chip Select ( $\overline{\text{CS}}$ ) (6, 7)	t <sub>css</sub>	2.5		2.5		ns
<b>Hold Times</b>						
Address (6, 7)	t <sub>ah</sub>	0.5		0.5		ns
Address Status ( $\overline{\text{ADSC}}$ , $\overline{\text{ADSP}}$ ) (6, 7)	t <sub>adsh</sub>	0.5		0.5		ns
Address Advance ( $\overline{\text{ADV}}$ ) (6, 7)	t <sub>aaH</sub>	0.5		0.5		ns
Byte Write Enables ( $\overline{\text{BWx}}$ , $\overline{\text{GW}}$ ) (6, 7)	t <sub>wh</sub>	0.5		0.5		ns
Data-In (6, 7)	t <sub>dH</sub>	0.5		0.5		ns
Chip Select ( $\overline{\text{CS}}$ ) (6, 7)	t <sub>csh</sub>	0.5		0.5		ns


**NOTES:**

1. Test conditions as specified with the output loading as shown in the "Output Load Equivalent" unless otherwise noted.
2. This parameter is measured with output load as shown in "Output Load Equivalent".
3. This parameter is sampled.
4. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
5. OE is a "don't care" when a byte write enable is sampled LOW.
6. A READ cycle is defined by byte write enables all HIGH or  $\overline{\text{ADSP}}$  LOW for the required setup and hold times. A WRITE cycle is defined by at least one byte write enable LOW and  $\overline{\text{ADSP}}$  HIGH for the required setup and hold times.
7. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is LOW and chip enabled. All other synchronous inputs must meet specified setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip select must be valid at each rising edge of CLK when either  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is LOW to remain enabled.




**FIG. 3** OUTPUT LOADS

**AC Output Load Equivalent**



**DC Output Load Equivalent**



**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IH} = (V_{CC}/2.2) + 1.5$	V
	$V_{IL} = (V_{CC}/2.2) - 1.5$	
Input Rise and Fall Times	1	ns
Input Timing Reference Level	$V_{CC}/2.2$	V
Output Timing Reference Level	$V_{CC}/2.2$	V
Output Load	See figures at left	



### SNOOZE MODE

SNOOZE MODE is a low current "power-down" mode in which the device is deselected and current is reduced to  $I_{SB2Z}$ . The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When the ZZ pin becomes a logic HIGH,  $I_{SB2Z}$  is guaranteed after the setup time  $t_{ZZ}$  is met. Any access pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are complete.

#### SNOOZE MODE ELECTRICAL CHARACTERISTICS

Description	Conditions	Symbol	Min	Max	Units
Current during SNOOZE MODE	$ZZ \geq V_{IH}$	$I_{SB2Z}$		40	mA
ZZ active to input ignored (1)		$t_{ZZ}$		$t_{KC}$	ns
ZZ inactive to input sampled (1)		$t_{RZZ}$	$t_{KC}$		ns
ZZ active to snooze current (1)		$t_{ZZI}$		$t_{KC}$	ns
ZZ inactive to exit snooze current (1)		$t_{RZZI}$	0		ns

**NOTE:**

1. These parameters are guaranteed by design but not tested.














PACKAGE DIMENSION 164 LEAD CQFP



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W Y 128K 72 V - XX G5 X X

LEAD FINISH:

- Blank = Gold plated leads
- A = Solder dip leads

DEVICE GRADE:

- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- G5 = 27.8 mm Ceramic Quad Flatpack, CQFP

ACCESS TIME (ns)

Voltage Supply 3.3V -5% +10%

ORGANIZATION, 128Kx72

Synchronous Flow Through SRAM

WHITE MICROELECTRONICS