# CAT33C804A-B/CAT33C804A-BI

4K-Bit SECURE ACCESS SERIAL E2PROM

## **FEATURES**

- Low Power CMOS Technology
- 3V Operation
- Password READ/WRITE Protection: 1 to 8 Bytes
- Memory Pointer WRITE Protection
- Sequential READ Operation
- 256 x 16 or 512 x 8 Selectable Serial Memory
- UART Compatible Asynchronous Protocol


- 100,000 Program/Erase Cycles
- I/O Speed: 9600 Baud
  - -CAT33C804A: 4.9152 MHz Xtal
  - -- CAT33C804B: 3.579545 MHz Xtal
- **■** Low Power Consumption:
  - -Active: 3mA
  - -Standby: 250µA
- 100 Year Data Retention
- Optional High Endurance Device Available

## DESCRIPTION

The CAT33C804A-B/CAT33C804A-Bl is a 4K bit Serial E<sup>2</sup>PROM that safeguards stored data from unauthorized access by use of a user selectable (1 to 8 byte) access code and a movable memory pointer. Two operating modes provide unprotected and passwordprotected operation allowing the user to configure the

device as anything from a ROM to a fully protected noaccess memory. The CAT33C804A-B/CAT33C804A-Bl uses a UART compatible asynchronous protocol and has a Sequential Read feature where data can be sequentially clocked out of the memory array. The device is available in 8 pin DIP or 16 pin SO packages.

#### PIN CONFIGURATION




#### PIN FUNCTIONS

Pin Name	Function				
cs	Chip Select				
DO(1)	Serial Data Output				
CLK	Clock Input				
DI(1)	Serial Data Input				
PE	Parity Enable				
ERR	Error Indication Pin				
Vcc	+3V Power Supply				
GND	Ground				

Note:

(1) DI, DO may be tied together to form a common I/O.

## **BLOCK DIAGRAM**



5074 FHD F02

TD 5078

6

Preliminary

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(2)</sup> 2.0V to +V <sub>CC</sub> + 2.0V
V <sub>CC</sub> with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability ( $T_a = 25^{\circ}C$ )
Lead Soldering Temperature (10 secs)

Output Short Circuit Current(3) ......100mA

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N <sub>END</sub> <sup>(4)</sup>	Endurance	100,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(4)</sup>	Data Retention	100		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> (4)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
ILTH <sup>(4)(5)</sup>	Latch-up	100	-	mA	JEDEC Standard 17

#### **D.C. CHARACTERISTICS**

CAT33C804A-B T<sub>A</sub> = 0°C to +70°C,  $V_{CC}$  = +3V ±10%,unless otherwise specified. CAT33C804A-BI T<sub>A</sub> = -40°C to +85°C,  $V_{CC}$  = +3V ±10%,unless otherwise specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
lcc	Power Supply Current (Operating)			3	mA	V <sub>CC</sub> = 3.3V, CS = V <sub>CC</sub> DO is Unloaded.
I <sub>SB</sub>	Power Supply Current (Standby)			250	μА	V <sub>CC</sub> = 3.3V, CS = 0V DI = 0V, CLK = 0V
VIL	Input Low Voltage	-0.1		0.8	V	
ViH	Input High Voltage	2.0			V	
Vol	Output Low Voltage			0.4	V	loL = 2.1mA
VoH	Output High Voltage	2.4			V	I <sub>OH</sub> = -400μA
<sub>L </sub> (6)	Input Leakage Current			2	μΑ	V <sub>IN</sub> = 3.3V
lLO	Output Leakage Current			10	μΑ	V <sub>OUT</sub> = 3.3V, CS = 0V

#### Note

(3) Output shorted for no more than one second. No more than one output shorted at a time.

(4) This parameter is tested initially and after a design or process change that affects the parameter.

(5) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

(6) PE pin test conditions: VIH < VIN < VIL

<sup>(2)</sup> The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods of less than 20 ns.

**Preliminary** CATALYST SEMICONDUCTOR

CAT33C804A-B/CAT33C804A-BI

## A.C. CHARACTERISTICS

CAT33C804A-B  $T_A = 0$ °C to +70°C,  $V_{CC} = +3V \pm 10\%$ , unless otherwise specified. CAT33C804A-BI  $T_A = -40$ °C to +85°C,  $V_{CC} = +3V \pm 10$ %, unless otherwise specified.

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
tcsH	CS Hold Time	0			ns	C <sub>L</sub> = 100pF
t <sub>D</sub>	CLK to DO Delay		104		με	VIN = VIH or VIL
t <sub>PD</sub>	CLK to DO Delay			150	ns	Vout = VoH or VoL
t <sub>HZ</sub> (4) (7)	CLK to DO High-Z Delay			50	ns	
t <sub>EW</sub>	Program/Erase Pulse Width			12	ms	
tcsL	CS Low Pulse Width	100			ns	
tsv	ERR Output Delay			150	ns	C <sub>L</sub> = 100pF
tvccs <sup>(4)</sup>	V <sub>CC</sub> to CS Setup Time	5			μs	C <sub>L</sub> = 100pF
fcLK	Maximum Clock Frequency	DC		A: 4.9152 B: 3.579545	MHz	

#### Note:

 <sup>(4)</sup> This parameter is tested initially and after a design or process change that affects the parameter.
 (7) t<sub>HZ</sub> is measured from the falling edge of the clock to the time when the output is no longer driven.

#### PASSWORD PROTECTION


The CAT33C804A-B/CAT33C804A-BI is a 4K bit E<sup>2</sup>PROM that features a password protection scheme to prevent unauthorized access to the information stored in the device. It contains an access code register which stores one to eight bytes of access code along with the length of that access code. Additionally, a memory pointer register stores the address that partitions the memory into protected and unprotected areas. As shipped from the factory, the device is unprogrammed and unprotected. The length of the access code is equal to zero and the memory pointer register points to location zero. Every byte of the device is fully accessible without an access code. Setting a password and moving the memory pointer register to cover all or part of the memory secures the device. Once secured, the memory is divided into a read/write area and a read-only area with the entry of a valid access code. If no access code

is entered, the memory is divided into a read-only area and a non-access area. Figure 2 illlustrates this partitioning of the memory array.

#### WRITE PROTECTION

Another feature of the CAT33C804A-B/CAT33C804A-BI is WRITE-protection without the use of an access code. If the memory pointer register is set to cover all or part of the memory, without setting the access code register, the device may be divided into an area which allows full access, and an area which allows READ-only access. To write into the READ-only area, the user can override the memory pointer register for every WRITE instruction or he can simply move the address in the memory pointer register to uncover this area, and then write into the memory. This mechanism prevents inadvertent overwriting of important data in the memory

Figure 1. A.C. Timing



Note:

(8) Clock = 4.9152 MHz for the CAT33C804A or 3.579545 MHz for the CAT33C804B.

(9) If PE pin = 1.

without the use of an access code. Figure 3 illustrates this partitioning of the memory array.

#### **READ SEQUENTIAL**

To allow for convenient reading of blocks of contiguous data, the device has a READ SEQUENTIAL instruction which accepts a starting address of the block and continuously outputs data of subsequent addresses until the end of memory, or until Chip Select goes LOW.

The CAT33C804A-B/CAT33C804A-BI communicates with external devices via an asynchronous serial communication protocol. The data transmission may be a continuous stream of data or it can be packed by pulsing Chip Select LOW in between each packet of information. (Except for the SEQUENTIAL READ instruction where Chip Select must be held high).

#### PIN DESCRIPTIONS


CS

Chip Select is a TTL compatible input which, when set HIGH, allows normal operation of the device. Any time Chip Select is set LOW, it resets the device, terminating all I/O communication, and puts the output in a high impedance state. CS is used to reset the device if an error condition exists or to put the device in a power-down mode to minimize power consumption. It may also be used to frame data transmission in applications where the clock and data input have to be ignored from time to time. Although CS resets the device, it does not change the program/erase or the access-enable status, nor does it terminate a programming cycle once it has started. The program/erase and access-enable operations, once enabled, will remain enabled until specific disabling instructions are sent or until power is removed.

Figure 2. Secure Mode

ACCESS REGISTER: ACCESS CODE LENGTH: MEMORY POINTER: ACCESS CODE (1-8 BYTES)

1 TO 8 a...a




5074 FHD F04

6

Figure 3. Unprotected Mode<sup>(10)</sup>

ACCESS REGISTER: x...x
ACCESS CODE LENGTH: 0
MEMORY POINTER: a...a



5074 FHD F05

Note:

(10)x = DON'T CARE; a = ADDRESS BIT.

#### CLK

The System Clock is a TTL compatible input pin that allows operation of the device at a specified frequency. The CAT33C804A-B/CAT33C804A-BI is designed with an internal divider to produce a 9600 baud output for an input clock frequency of 4.9152 MHz and 3.579545 MHz respectively.

#### DI

The Data Input pin is TTL compatible and accepts data and instructions in a serial format. Each byte must begin with "0" as a start bit. The device will accept as many bytes as an instruction requires, including both data and address bytes. Extra bits will be disregarded if they are "1"s and extra "0"s will be misinterpreted as the start bit of the next instruction. An instruction error will cause the

device to abort operation and all I/O communication will be terminated until a reset is received.

#### חח

The Data Output pin is a tri-state TTL compatible output. It is normally in a high impedance state unless a READ or an ENABLE BUSY instruction is executed. Following the completion of a 16 bit or 8 bit data stream, the output will return to the high impedance state. During a program/erase cycle, if the ENABLE BUSY instruction has been previously executed, the output will stay LOW while the device is BUSY, and it will be set HiGH when the program/erase cycle is completed. DO will stay HIGH until the completion of the next instruction's opcode and, if the next instruction is a READ, DO will output the appropriate data at the end of the instruction. If the

Figure 4. Program/Erase Timing (x8 Format)





Figure 5. Program/Erase Timing (x16 Format)



Note:

(11)DO becomes low to indicate busy status if ENBSY was previously executed. If ENBSY was not previously executed, DO will be in the High-Z condition.

ENABLE BUSY instruction has not been previously executed, DO will stay in a high impedance state. DO will also go to the high impedance state if an error condition is detected. In the event an ENABLE BUSY instruction has not been sent, a READ STATUS register instruction can be executed. This also tells the user whether the part is in a program/erase cycle or an error condtion. When the device is in a program/erase cycle it will output an 8 bit status word. If it does not, it is in an error condition.

#### PE

The Parity Enable pin is a TTL compatible input. If the PE pin is set HIGH, the device will be configured to commu-

nicate using even parity, and if the pin is set LOW, it will use no parity. In this case, instructions or data that include parity bits will not be interpreted correctly. Note: The PE input is internally pulled down to GND (i.e. default = no parity). As with all CMOS devices, CS, CLK and DI inputs must be connected to either HIGH or LOW. and not left floating.

#### **ERR**

The Error indication pin is an open drain output. If either an instruction or parity error exists, the ERR pin will output a "0" until the device is reset. This can be done by pulsing CS LOW.







Figure 7. Read Timing (x16 Format)



(8) Clock = 4.9152 MHz for the CAT33C804A or 3.579545 MHz for the CAT33C804B.

6

## **DEVICE OPERATION**

#### INSTRUCTIONS

The CAT33C804A-B/CAT33C804A-BI instruction set includes 19 instructions.

Six instructions are related to security or write protection:

DISAC Disable Access **Enable Access ENAC** 

Modify Access Code MACC

**Override Memory Pointer Register** OVMPR RMPR Read Memory Pointer Register Write Memory Pointer Register WMPR

Six instructions are READ/WRITE/ERASE instructions:

**ERAL ERASE** 

Clear All Locations Clear Memory Locations

READ

Read Memory

**RSEQ** 

Read Sequentially

WRAL WRITE

Write All Write memory

Note: All write instructions will automatically perform a clear before writing data.

Seven instructions are used as control and status functions:

DISBSY Disable Busy **ENBSY** Enable Busy

**EWEN** Program/Erase Enable Program/Erase Disable **EWDS** 

NOP No Operation


Select Memory Organization ORG RSR Read Status Register

#### UNPROTECTED MODE


As shipped from the factory, the CAT33C804A-B/ CAT33C804A-BI is in the unprotected mode. The access code length is set to 0, and the memory pointer is at address 00 hex. While in this mode, any portion of the E2PROM array can be read or written to without an access code. A portion of the memory may be protected from any write or clear operation by setting the memory pointer to the appropriate address via the WMPR (Write Memory Pointer Register) instruction:

WMPR [address]

## Figure 8. EWEN/EWDS Timing (x8 Format)



#### Figure 9. EWEN/EWDS Timing (x16 Format)



5076 FHD F11

As shown previously in Figure 3, memory locations below the address set in the memory pointer will be program/erase protected. Thus, unintentional clearing or writing of data in this area will be prevented, while memory locations at or above the protected area still allow full access. This protection does not apply to the ERAL and WRAL commands which are not blocked by the memory pointer.

#### SECURE MODE

As shown previously in Figure 2, in the secure mode. memory locations at or above the address set in the memory pointer allow READ-only access. Memory locations below that address will require an access code before they can be accessed. The secure mode is activated with an MACC (Modify Access Code) instruction followed by a user access code which can be one to eight bytes in length.

**EWEN** 

MACC [old code][new code][new code]

The EWEN instruction enables the device to perform program/erase operations. The new access code must be entered twice for verification. If the device already has an access code, the old access code must be entered before the new access code can be accepted. The length of the password is incorporated into the MACC portion of the instruction.

Once the secure mode is activated, access to memory locations is under software control. Access (read, write, and clear instructions) to the memory locations below the address in the memory pointer is allowed only if the ENAC (Enable Access) instruction followed by the correct access code has been previously executed.

**ENAC** 

faccess codel

**EWEN** 

WRITE [address][data] The ENAC instruction, along with the access code, enables access to the protected area of the device. The EWEN instruction enables execution of the program/ erase operations. This portion of the memory is otherwise inaccessible for any operation. Read-only access is allowed without the access code for memory locations at or above the address in the memory pointer.

The access code can be changed by the following instruction:

**ENAC** 

fold access codel

**EWEN** 

MACC fold codelinew codelinew codel

A two-tier protection scheme is implemented to protect data against inadvertent clearing or writing. To write to the memory, an EWEN (Program/Erase Enable) must first be issued. The CAT33C804A-B/CAT33C804A-BI will now allow program/erase operations to be performed only on memory locations at or above the address set in the memory pointer. The remaining portion of the memory is still protected. To override this protection, an OVMPR (Override Memory Pointer Registersee Memory Pointer Register) must be issued for every program/erase instruction which accesses the protected area:

**ENAC** 

[access code]

**EWEN** OVMPR

WRITE [address][ data]

As an alternative to the OVMPR instruction, the WMPR (Write Memory Pointer Register) instruction may be used to move the memory pointer address to uncover the area where writing is to be performed:

**ENAC** 


faccess codel

**EWEN WMPR** 

[address]

WRITE [address ][data ]

## Figure 10. ERR Pin Timing



As shipped from the factory, the device is in the unprotected mode. The length of the access code is user selectable from a minimum of one byte to a maximum of eight bytes (> 1.84x10<sup>19</sup> combinations). Loading a zero-length access code will disable protection.

#### **MEMORY POINTER REGISTER**

The memory pointer enables the user to segment the E2PROM array into two sections. In the unprotected mode, the array can be segmented between read-only and full access, while in the secure mode, the memory may be segmented between read-only access and password-only access. Three instructions are dedicated to the memory pointer operations. The first one is WMPR (Write Memory Pointer Register). This instruction, followed by an address, will load the memory pointer register with a new address. This address will be stored in the E<sup>2</sup>PROM and can be modified only by another WMPR instruction. The second instruction is OVMPR (Override Memory Pointer Register) which allows a single program/erase to be performed to memory locations below the address set in the memory pointer. This instruction allows the user to modify data in a segmented array without having to move the memory pointer. Once the operation is complete, the device returns to the protected mode. If the device is in the secure mode both of these instructions require the ENAC instruction and a valid access code prior to their execution. The third instruction is the RMPR (Read Memory Pointer Register) which will place the current contents of the register in the serial output buffer.

#### STATUS REGISTER

An eight bit status register is provided to allow the user to determine the status of the CAT33C804A-B/CAT33C804A-BI. The contents of the first three bits of the register are 101 which allows the user to quickly determine the condition of the device. The next three bits indicate the status of the device; they are parity error, instruction error and RDY/BUSY status. The last two bits are reserved for future use.

#### **CLEAR ALL AND WRITE ALL**

As a precaution, the ERAL instruction has to be entered twice before it is executed. This measure is required as a redundancy check on the incoming instruction for possible transmission errors. The WRAL instruction requires sending an ERAL first (this sets a flag only) and

Figure 11. Erase Timing (x8 Format)





Figure 12. Erase Timing (x16 Format)



Note:

(11) DO becomes low to indicate busy status if ENBSY was previously executed. If ENBSY was not previously executed, DO will be in High-Z condition.

then the WRAL instruction. The CAT33C804A-B/ CAT33C804A-BI will accept the following commands:

ERAL. An ERAL will be executed ERAL **ERAL** WRAL A WRAL will be executed

Both the ERAL and WRAL commands will program/ erase the entire array and will not be blocked by the memory pointer.

## THE PARITY BIT

The UART compatible protocol supports an even parity bit if the PE pin of the device is set HIGH, otherwise, there is no parity. If PE is set LOW and the incoming instruction contains a parity bit, it may be interpreted as the stop bit. When PE is HIGH, the CAT33C804A-B/ CAT33C804A-BI expects a parity bit at the end of every byte. For example, the RSEQ instruction will look like this:

0 1100 1011 11 0 A15...A8 P1 0 A7...A0 P1

The device then outputs data continuously until it reaches the end of the memory. Each byte of data contains 9 bits with the ninth bit being the parity bit. The RSEQ instruction may be terminated at any time by bringing CS low: the output will then go to high impedance.

#### SYSTEM ERRORS

Whenever an error occurs, be it an instruction error (unknown instruction), or parity error (perhaps caused by transmission error), the device will stop its operation. To return to normal operation, the device must be reset by pulsing CS LOW and then set back to HIGH. Resetting the device will not affect the ENAC, EWEN and ENBSY status. The error may be determined by entering the READ STATUS REGISTER (RSR) instruction immediatly following the reset. The status output is an 8 bit word with the first three bits being 101. This three bit pattern indicates that the device is functioning normally. The fourth bit is "1" if a parity error occurred. The fifth bit is a "1" if an instruction error occurred. The sixth bit is a "1" if the device is in a program/erase cycle. The last two bits are reserved for future use.

The reason for the "101" pattern is to distinguish between an error conditon (DO tri-stated) and a device busy status. If an error condition exists, it will not respond to any input instruction from DI. However, if the device is in a program/erase cycle, it responds to the RSR instruction by outputting "101 00100". If RSR is executed at the end of a program/erase cycle, the output will be "101000" 00".





Figure 13. Asynchronous Communication Protocol



5076 FHD F14

6

(12) Parity bit if enabled; skipped if parity disabled.

## **INSTRUCTION SET**

## **DISAC** Disable Access

1000 1000

This instruction will lock the memory from all program/ erase operations regardless of the contents of the memory pointer. A write can be accomplished only by first entering the ENAC instruction followed by a valid access code.

#### **ENAC** Enable Access

1100 0101 [Access Code]

In the protected mode, this instruction, followed by a valid access code, unlocks the device for read/write/clear access.

## WMPR Write Memory Pointer Register

1100 0100 [A15-A8] [A7-A0] (x8 organization)

1100 0100 [A7-A0] (x16 organization)

The WMPR instruction followed by 8 or 16 bits of address (depending on the organization) will move the pointer to the newly specified address.

### MACC Modify Access Code

[Length] [Old code] [New code] [New code]

This instruction requires the user to enter the old access code, if one was set previously, followed by the new access code and a re-entry of the new access code for verification. Within the instruction format, the variable [Length] designates the length of the access code as the following:

[Length] = [0] No access code. Set device to unprotected mode.

[Length] = [1-8] Length of access code is 1 to 8 bytes.


[Length] = [>8] Illegal number of bytes. The CAT33C804A-B/CAT33C804A-BI will ignore the rest of the transmission.

## RMPR Read Memory Pointer Register


1100 1010

Output the content of the memory pointer register to the serial output port.

## Figure 14. ERAL Timing (x8 Format)



## Figure 15. ERAL Timing (x16 Format)



Note:

(11) DO becomes low to indicate busy status if ENBSY was previously executed. If ENBSY was not previously executed, DO will be in the High-Z condition.

## -----

## **OVMPR** Override Memory Pointer Register

1000 0011

Override the memory protection for the next instruction.

## **READ** Read Memory

1100 1001 [A15-A8] [A7-A0] (x8 organization)

1100 | 1001 | [A7-A0] (x16 organization)

Output the contents of the addressed memory location to the serial port.

#### **WRITE** Write Memory

1100 0001 [A15-A8] [A7-A0] [D7-D0] (x8 organization)

1100 0001 [A7-A0] [D15-D8] [D7-D0] (x16 organization)

Write the 8 bit or 16 bit data to the addressed memory location. After the instruction, address, and data have been entered, the self-timed program/erase cycle will start. The addressed memory location will be erased before data is written. The DO pin may be used to output the RDY/BUSY status by having previously entered the ENBSY instruction. During the program/erase cycle, DO will output a LOW for BUSY during this cycle and a HIGH for READY after the cycle has been completed.

## **ERASE** Clear Memory

1100 0000 [A15-A8] [A7-A0] (x8 organization)

1100 0000 [A7-A0] (x16 organization)

Erase data in the specified memory location (set memory to "1"). After the instruction and the address have been entered, the self-timed clear cycle will start. The DO pin may be used to output the RDY/BUSY status by having previously entered the ENSBY instruction. During the clear cycle, DO will output a LOW for BUSY during this cycle and a HIGH for ready after the cycle has been completed.

## **ERAL** Clear All


1000 1001

1000 1001


Erase the data of all memory locations (all cells set to "1"). For protection against inadvertent chip clear, the ERAL instruction is required to be entered twice.

6

Figure 16. WRAL Timing (x8 Format)



## Figure 17. WRAL Timing (x16 Format)



Note:

<sup>(11)</sup> DO becomes low to indicate busy status if ENBSY was previously executed. If ENBSY was not previously executed, DO will be in the High-Z condition.

## CAT33C804A-B/CAT33C804A-BI

# CATALYST SEMICONDUCTOR \_

**Preliminary** 

#### WRAL Write All:

1000 1001

1100 | 0011 | [D15-D8] [D7-D0] (x16 organization)

1000 1001

1100 | 0011 | [D7-D0] (x8 organization)

Write one or two bytes of data to all memory locations. An ERAL will be automatically performed before the WRAL is executed. For protection against inadvertent clearing or writing of data, the ERAL instruction is required to be entered preceding the WRAL instruction.

## **RSEQ** Read Sequentially

1100 1011 [A15-A8] [A7-A0] (x8 organization)

1100 1011 [A7-A0] (x16 organization)

Read memory starting from specified address, sequentially to the highest address or until CS goes LOW. The instruction is terminated when CS goes LOW.

## **ENBSY** Enable Busy

1000 0100

Enable the status indicator on DO during program/erase cycle. DO goes LOW then HIGH once the write cycle is complete. DO will go to HIGH-Z at the end of the next op code transmission.

#### **DISBSY** Disable Busy

1000 0101

Disable the status indicator on DO during program/ erase cycle.

## **EWEN** Program/Erase Enable

1000 0001

Enable program/erase to be performed on non-protected portion of memory. This instruction must be entered before any program/erase instruction will be carried out. Once entered, it will remain valid until power-down or an EWDS (Program/Erase Disable) is executed.

## EWDS Program/Erase Disable

1000 0010

Disable all write and clear functions.

**ORG** Select Memory Organization

1000 011R (where R = 0 or 1)

Set memory organization to  $512 \times 8$  if R = 0.

Set memory organization to  $256 \times 16$  if R = 1.

## **RSR** Read Status Register

1100 1000

Output the contents of the 8 bit status register. The contents of the first three bits of the register are 101, which allows the user to quickly determine whether the device is listening or is in an error condition. The next three bits indicate parity error, instruction error and RDY/BUSY status. The last two bits are reserved for future use.

#### **NOP** No Operation

1000 0000

No Operation.