

4-bit Single Chip Microcomputer



- Core CPU Architecture
- SVD Circuit/Comparator
- Melody Circuit

■ DESCRIPTION

The E0C6281 is an advanced single-chip CMOS 4-bit microcomputer consisting of the E0C6200 CMOS 4-bit core CPU. It also contains the ROM, RAM, LCD driver, time base counter and melody generation circuit. The E0C6281 provides an excellent solution for low-power consumption systems with clock functions.

■ FEATURES

- CMOS LSI 4-bit parallel processing
- Clock 32.768kHz (Typ.)
- Instruction set 100 instructions
- Instruction cycle time 153 μ sec, 214 μ sec or 366 μ sec (depending on instruction)
- ROM capacity 1,024 \times 12 bits
- RAM capacity 96 \times 4 bits
- Input port 5 bits
(pull-down resistors are available by mask option)
- Output port 4 bits (general purpose port)
2 bits (for melody output): MO, \overline{MO} (also used as the external CR connecting terminal for envelope)
1 bit (for lamp output)
1 bit (for clock output: frequency can be selected from 256Hz through 32kHz by mask option)
- I/O port 4 bits
- LCD driver 26 segments \times 3 commons, 1/3 duty or 4 commons, 1/4 duty
- Built-in stopwatch timer
- Built-in supply voltage detection (SVD) circuit
- Built-in comparator 1 ch.
- Built-in melody generation circuit Equivalent to SVM7500 (80-word melody ROM is built in)
- Interrupts External : Input interrupt 2 lines
Internal : Timer interrupt 1 line
Stopwatch interrupt 1 line
Melody completion interrupt 1 line
- Supply voltage 1.5V/3.0V (Minimum operating voltage: 0.9V/1.8V)
- Current consumption E0C6281/62L81 HALT mode : 1.0 μ A (Typ.)
OPERATING mode : 2.5 μ A (Typ.)
E0C62A81/62B81 HALT mode : 5.5 μ A (Typ.)
OPERATING mode : 7.2 μ A (Typ.)
- Package QFP6-64pin-S1 (plastic)
Die form

■ LINE UP


Model	Supply voltage	Clock
E0C6281	3.0V (1.8V to 3.5V)	32kHz (Crystal oscillation)
E0C62L81	1.5V (0.9V to 3.5V)	32kHz (Crystal oscillation)
E0C62A81	3.0V (1.8V to 3.5V)	32kHz (CR oscillation)
E0C62B81	1.5V (0.9V to 3.5V)	32kHz (CR oscillation)

E0C6281


< Detail of Melody Function >

- Melody memory capacity 80 words
- Interval memory capacity 16 words (including one pause note)
- Interval generated C3 to C6#, or C4 to C7# (mask option)
- Useful note 8 (from sixteenth note to a half note)
- Tempo Basic: Select 2 tempos out of 16 tempos (30 to 480) (mask option)
(The tempo selected is changed by the software control.)
The tempo having 8 times, 16 times or 32 times the basic tempo is available by software.
- Envelope External CR is required. (not available for the piezoelectric direct drive type)
- Piezoelectric direct drive Envelope not available
- Melody control function (1) 1 music: Melody start address is controlled by the software.
(2) Repeating: The address is controlled by the software when repeated.
(3) Forceful music change: The new music address is designated with the software
while a music is now played.

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



No.	Pin name						
1	COM1	17	SEG12	33	P01	49	R00
2	COM2	18	TEST	34	P02	50	R01
3	COM3	19	SEG13	35	P03	51	R02
4	SEG25	20	SEG14	36	CMPM	52	R03
5	SEG0	21	SEG15	37	CMPP	53	Vs1
6	SEG1	22	SEG16	38	MTEST	54	Vdd
7	SEG2	23	SEG17	39	RESET	55	Vss
8	SEG3	24	SEG18	40	K00	56	OSC2
9	SEG4	25	SEG19	41	K01	57	OSC1
10	SEG5	26	SEG20	42	K02	58	VL3
11	SEG6	27	SEG21	43	K03	59	VL2
12	SEG7	28	SEG22	44	K10	60	VL1
13	SEG8	29	SEG23	45	R10	61	CC
14	SEG9	30	SEG24	46	R11	62	CB
15	SEG10	31	N.C.	47	R12	63	CA
16	SEG11	32	P00	48	MO	64	COM0

N.C. = No Connection

■ PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
VDD	54	I	Power source (+) terminal
Vss	55	I	Power source (-) terminal
Vs1	53	O	Oscillation and internal logic system regulated voltage output terminal
VL1	60	O	LCD system regulated voltage output terminal (approx. -1.05 V)
VL2	59	O	LCD system booster output terminal (VL1 x 2)
VL3	58	O	LCD system booster output terminal (VL1 x 3)
CA-CC	61-63	-	Booster capacitor connecting terminal
OSC1	57	I	Crystal or CR oscillation input terminal
OSC2	56	O	Crystal or CR oscillation output terminal
K00-K03, K10	40-44	I	Input terminal
P00-P03	32-35	I/O	I/O terminal
R00-R03	49-52	O	Output terminal
R10	45	O	Output terminal (FOUT output available by mask option)
R11	46	O	Output terminal
R12	47	O	Output terminal (Melody inverted output and envelope function available by mask option)
MO	48	O	Melody signal output terminal
CMP	37	I	Analog comparator non-inverted input terminal
CMPM	36	I	Analog comparator inverted input terminal
SEGO-25	4-17, 19-30	O	LCD segment output terminal (Convertible to DC output by mask option)
COMO-3	64, 1-3	O	LCD common output terminal
RESET	39	I	Initial reset input terminal
TEST	18	I	Test input terminal
MTEST	38	I	Melody test input terminal

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(VDD=0V)

Rating	Symbol	Value	Unit
Supply voltage	Vss	-5.0 to 0.5	V
Input voltage (1)	Vi	Vss - 0.3 to 0.5	V
Input voltage (2)	Viosc	Vss - 0.3 to 0.5	V
Permissible total output current *1	ΣI_{VSS}	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	—
Permissible dissipation *2	Pd	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2: In case of plastic package (QFP6-64pin).

● Recommended Operating Conditions

E0C6281/62A81

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V	-3.5	-3.0	-1.8	V
Oscillation frequency	fosc		—	32.768	—	kHz

E0C62L81/62B81

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V	-3.5	-1.5	-1.1	V
		VDD=0V, With software control *1	-3.5	-1.5	-0.9 *2	V
		VDD=0V, When the analog comparator is used	-3.5	-1.5	-1.3	V
Oscillation frequency	fosc		—	32.768	—	kHz

*1: When switching to heavy load protection mode. The SVD circuit and analog voltage comparator are turned OFF.

*2: The possibility of LCD panel display differs depending on the characteristics of the LCD panel.

E0C6281

● DC Characteristics

E0C6281/62A81

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=32.768kHz, Ta=25°C, Vs1/VL1-VL3 are internal voltage, C1-C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	VIH1	K00-K03, K10, P00-P03 MTEST	0.2•VSS		0	V
High level input voltage (2)	VIH2	RESET, TEST	0.10•VSS		0	V
Low level input voltage (1)	VIL1	K00-K03, K10, P00-P03 MTEST	VSS		0.8•VSS	V
Low level input voltage (2)	VIL2	RESET, TEST	VSS		0.90•VSS	V
High level input current (1)	IIH1	VIH1=0V No pull down resistor	K00-K03, K10, P00-P03 CMPP, CMPM	0	0.5	μA
High level input current (2)	IIH2	VIH2=0V With pull down resistor	K00-K03, K10	5	16	μA
High level input current (3)	IIH3	VIH3=0V With pull down resistor	P00-P03 RESET, TEST, MTEST	30	100	μA
Low level input current	IIL	VIL=VSS	K00-K03, K10, P00-P03 CMPP, CMPM RESET, TEST, MTEST	-0.5	0	μA
High level output current (1)	IOH1	VOH1=0.1•VSS	R11		-1.0	mA
High level output current (2)	IOH2	VOH2=0.1•VSS	R00-R03, R10, P00-P03		-1.0	mA
High level output current (3)	IOH3	VOH3=0.1•VSS	MO, R12		-2.0	mA
Low level output current (1)	IOL1	VOL1=0.9•VSS	R11	3.0		mA
Low level output current (2)	IOL2	VOL2=0.9•VSS	R00-R03, R10, P00-P03	3.0		mA
Low level output current (3)	IOL3	VOL3=0.9•VSS	MO, R12	4.5		mA
Common output current	IOH4	VOH4=-0.05V	COM0-COM3		-3	μA
	IOL4	VOL4=VL3+0.05V		3		μA
Segment output current (during LCD output)	IOH5	VOH5=-0.05V	SEG0-SEG25		-3	μA
	IOL5	VOL5=VL3+0.05V		3		μA
Segment output current (during DC output)	IOH6	VOH6=0.1•VSS	SEG0-SEG25		-300	μA
	IOL6	VOL6=0.9•VSS		300		μA

E0C62L81/62B81

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=32.768kHz, Ta=25°C, Vs1/VL1-VL3 are internal voltage, C1-C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	VIH1	K00-K03, K10, P00-P03 MTEST	0.2•VSS		0	V
High level input voltage (2)	VIH2	RESET, TEST	0.10•VSS		0	V
Low level input voltage (1)	VIL1	K00-K03, K10, P00-P03 MTEST	VSS		0.8•VSS	V
Low level input voltage (2)	VIL2	RESET, TEST	VSS		0.90•VSS	V
High level input current (1)	IIH1	VIH1=0V No pull down resistor	K00-K03, K10, P00-P03 CMPP, CMPM	0	0.5	μA
High level input current (2)	IIH2	VIH2=0V With pull down resistor	K00-K03, K10	2.0	10	μA
High level input current (3)	IIH3	VIH3=0V With pull down resistor	P00-P03 RESET, TEST, MTEST	9.0	60	μA
Low level input current	IIL	VIL=VSS	K00-K03, K10, P00-P03 CMPP, CMPM RESET, TEST, MTEST	-0.5	0	μA
High level output current (1)	IOH1	VOH1=0.1•VSS	R11		-450	μA
High level output current (2)	IOH2	VOH2=0.1•VSS	R00-R03, R10, P00-P03		-200	μA
High level output current (3)	IOH3	VOH3=0.1•VSS	MO, R12		-0.8	mA
High level output current (4)	IOH4	VOH4=0.1•VSS When envelope is used	MO (R12=Normal H level)		-0.4	mA
Low level output current (1)	IOL1	VOL1=0.9•VSS	R11	1,300		μA
Low level output current (2)	IOL2	VOL2=0.9•VSS	R00-R03, R10, P00-P03	700		μA
Low level output current (3)	IOL3	VOL3=0.9•VSS	MO, R12	1.5		mA
Low level output current (4)	IOL4	VOL4=0.9•VSS When envelope is used	MO (R12=Normal L level)	750		μA
Common output current	IOH5	VOH5=-0.05V	COM0-COM3		-3	μA
	IOL5	VOL5=VL3+0.05V		3		μA
Segment output current (during LCD output)	IOH6	VOH6=-0.05V	SEG0-SEG25		-3	μA
	IOL6	VOL6=VL3+0.05V		3		μA
Segment output current (during DC output)	IOH7	VOH7=0.1•VSS	SEG0-SEG25		-100	μA
	IOL7	VOL7=0.9•VSS		130		μA

● Analog Circuit Characteristics and Current Consumption

E0C6281 (Normal Operating Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=32.768kHz, T_a=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V
SVD voltage	V _{SVD}		-2.55	-2.40	-2.25	V
SVD circuit response time	t _{SVD}				100	μS
Analog comparator input voltage	V _{IP}	Noninverted input (CMPP)	V _{SS} +0.3	V _{DD} -0.9	V	V
	V _{IM}	Inverted input (CMPM)				
Analog comparator offset voltage	V _{OF}				10	mV
Analog comparator response time	t _{CMP}	V _{IP} =-1.5V, V _{IM} =V _{IP} ±15mV			3	μS
Current consumption	I _{OP}	During HALT	Without panel load	1.0	2.5	μA
		During operation *1		2.5	5.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C6281 (Heavy Load Protection Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, f_{osc}=32.768kHz, T_a=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.85	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.85	V
SVD voltage	V _{SVD}		-2.55	-2.40	-2.25	V
SVD circuit response time	t _{SVD}				100	μS
Analog comparator input voltage	V _{IP}	Noninverted input (CMPP)	V _{SS} +0.3	V _{DD} -0.9	V	V
	V _{IM}	Inverted input (CMPM)				
Analog comparator offset voltage	V _{OF}				10	mV
Analog comparator response time	t _{CMP}	V _{IP} =-1.5V, V _{IM} =V _{IP} ±15mV			3	μS
Current consumption	I _{OP}	During HALT	Without panel load	2.0	5.5	μA
		During operation *1		5.5	10.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C62L81 (Normal Operating Mode)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=32.768kHz, T_a=25°C, C_G=25pF, V_{S1}/V_{L1}-V_{L3} are internal voltage, C₁-C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V
SVD circuit response time	t _{SVD}				100	μS
Analog comparator input voltage	V _{IP}	Noninverted input (CMPP)	V _{SS} +0.3	V _{DD} -0.9	V	V
	V _{IM}	Inverted input (CMPM)				
Analog comparator offset voltage	V _{OF}				20	mV
Analog comparator response time	t _{CMP}	V _{IP} =-1.1V, V _{IM} =V _{IP} ±30mV			3	μS
Current consumption	I _{OP}	During HALT	Without panel load	1.0	2.5	μA
		During operation *1		2.5	5.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C6281

E0C62L81 (Heavy Load Protection Mode)

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1–VL3 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
Internal voltage	VL1	Connect 1MΩ load resistor between VDD and VL1 (without panel load)	-1.15	-1.05	-0.95	V	
	VL2	Connect 1MΩ load resistor between VDD and VL2 (without panel load)	2•VL1 -0.1		2•VL1 ×0.85	V	
	VL3	Connect 1MΩ load resistor between VDD and VL3 (without panel load)	3•VL1 -0.1		3•VL1 ×0.85	V	
SVD voltage	VsVD		-1.30	-1.20	-1.10	V	
SVD circuit response time	tSVD				100	μS	
Analog comparator input voltage	ViP	Noninverted input (CMPP)	Vss+0.3		VDD-0.9	V	
	ViM	Inverted input (CMPM)					
Analog comparator offset voltage	VOF				20	mV	
Analog comparator response time	tCMP	ViP=-1.1V, ViM=ViP±30mV			3	mS	
Current consumption	IOP	During HALT	Without panel load		2.0	5.5	μA
		During operation *1			5.5	10.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C62A81 (Normal Operating Mode)

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1–VL3 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
Internal voltage	VL1	Connect 1MΩ load resistor between VDD and VL1 (without panel load)	-1.15	-1.05	-0.95	V	
	VL2	Connect 1MΩ load resistor between VDD and VL2 (without panel load)	2•VL1 -0.1		2•VL1 ×0.9	V	
	VL3	Connect 1MΩ load resistor between VDD and VL3 (without panel load)	3•VL1 -0.1		3•VL1 ×0.9	V	
SVD voltage	VsVD		-2.55	-2.40	-2.25	V	
SVD circuit response time	tSVD				100	μS	
Analog comparator input voltage	ViP	Noninverted input (CMPP)	Vss+0.3		VDD-0.9	V	
	ViM	Inverted input (CMPM)					
Analog comparator offset voltage	VOF				10	mV	
Analog comparator response time	tCMP	ViP=-1.5V, ViM=ViP±15mV			3	mS	
Current consumption	IOP	During HALT	Without panel load		5.5	10.0	μA
		During operation *1			7.2	12.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C62A81 (Heavy Load Protection Mode)

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1–VL3 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
Internal voltage	VL1	Connect 1MΩ load resistor between VDD and VL1 (without panel load)	-1.15	-1.05	-0.95	V	
	VL2	Connect 1MΩ load resistor between VDD and VL2 (without panel load)	2•VL1 -0.1		2•VL1 ×0.85	V	
	VL3	Connect 1MΩ load resistor between VDD and VL3 (without panel load)	3•VL1 -0.1		3•VL1 ×0.85	V	
SVD voltage	VsVD		-2.55	-2.40	-2.25	V	
SVD circuit response time	tSVD				100	μS	
Analog comparator input voltage	ViP	Noninverted input (CMPP)	Vss+0.3		VDD-0.9	V	
	ViM	Inverted input (CMPM)					
Analog comparator offset voltage	VOF				10	mV	
Analog comparator response time	tCMP	ViP=-1.5V, ViM=ViP±15mV			3	mS	
Current consumption	IOP	During HALT	Without panel load		11.0	20.0	μA
		During operation *1			15.0	25.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C62B81 (Normal Operating Mode)(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=32.768kHz, T_a=25°C, C_G=25pF, V_{S1}/V_{L1}–V_{L3} are internal voltage, C₁–C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V	
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.9	V	
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.9	V	
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V	
SVD circuit response time	t _{SVD}				100	μS	
Analog comparator input voltage	V _{IP}	Noninverted input (CMPP)	V _{SS} +0.3		V _{DD} -0.9	V	
	V _{IM}	Inverted input (CMPM)					
Analog comparator offset voltage	V _{OF}				20	mV	
Analog comparator response time	t _{CMP}	V _{IP} =-1.1V, V _{IM} =V _{IP} ±30mV			3	mS	
Current consumption	I _{OP}	During HALT	Without panel load		5.5	10.0	μA
		During operation *1			7.2	12.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C62B81 (Heavy Load Protection Mode)(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, f_{osc}=32.768kHz, T_a=25°C, C_G=25pF, V_{S1}/V_{L1}–V_{L3} are internal voltage, C₁–C₆=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
Internal voltage	V _{L1}	Connect 1MΩ load resistor between V _{DD} and V _{L1} (without panel load)	-1.15	-1.05	-0.95	V	
	V _{L2}	Connect 1MΩ load resistor between V _{DD} and V _{L2} (without panel load)	2•V _{L1} -0.1		2•V _{L1} ×0.85	V	
	V _{L3}	Connect 1MΩ load resistor between V _{DD} and V _{L3} (without panel load)	3•V _{L1} -0.1		3•V _{L1} ×0.85	V	
SVD voltage	V _{SVD}		-1.30	-1.20	-1.10	V	
SVD circuit response time	t _{SVD}				100	μS	
Analog comparator input voltage	V _{IP}	Noninverted input (CMPP)	V _{SS} +0.3		V _{DD} -0.9	V	
	V _{IM}	Inverted input (CMPM)					
Analog comparator offset voltage	V _{OF}				20	mV	
Analog comparator response time	t _{CMP}	V _{IP} =-1.1V, V _{IM} =V _{IP} ±30mV			3	mS	
Current consumption	I _{OP}	During HALT	Without panel load		11.0	20.0	μA
		During operation *1			15.0	25.0	μA

*1: The SVD circuit and analog voltage comparator are turned OFF.

E0C6281

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

E0C6281 (Crystal)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, Crystal: C-002R (Cl=35kΩ), C_G=25pF, C_D=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{STA}	t _{STA} ≤3sec (V _{SS})	-1.8			V
Oscillation stop voltage	V _{STP}	t _{STP} ≤10sec (V _{SS})	-1.8			V
Built-in capacitance (drain)	C _D	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	∂f/∂V	V _{SS} =-1.8 to -3.5V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂C _G	C _G =5 to 25pF	40			ppm
Harmonic oscillation start voltage	V _{HHO}		(V _{SS})		-3.5	V
Permitted leak resistance	R _{LEAK}	Between OSC1 and V _{DD} , V _{SS}	200			MΩ

E0C62L81 (Crystal)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, Crystal: C-002R (Cl=35kΩ), C_G=25pF, C_D=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{STA}	t _{STA} ≤3sec (V _{SS})	-1.1			V
Oscillation stop voltage	V _{STP}	t _{STP} ≤10sec (V _{SS})	-1.1(-0.9)*1			V
Built-in capacitance (drain)	C _D	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	∂f/∂V	V _{SS} =-1.1 to -3.5V (-0.9) *1			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂C _G	C _G =5 to 25pF	40			ppm
Harmonic oscillation start voltage	V _{HHO}		(V _{SS})		-3.5	V
Permitted leak resistance	R _{LEAK}	Between OSC1 and V _{DD} , V _{SS}	200			MΩ

*1: Items enclosed in parentheses () are those used when operating at heavy load protection mode.

E0C62A81 (CR)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-3.0V, R_{CR}=850kΩ, Ta=25°C)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f _{OSC}		-20	32.768kHz	20	%
Oscillation start voltage	V _{STA}		(V _{SS})	-1.8		V
Oscillation start time	t _{STA}	V _{SS} =-1.8 to -3.5V		3		mS
Oscillation stop voltage	V _{STP}		(V _{SS})	-1.8		V

E0C62B81 (CR)

(Unless otherwise specified: V_{DD}=0V, V_{SS}=-1.5V, R_{CR}=850kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f _{OSC}		-20	32.768kHz	20	%
Oscillation start voltage	V _{STA}		(V _{SS})	-0.9		V
Oscillation start time	t _{STA}	V _{SS} =-0.9 to -3.5V		3		mS
Oscillation stop voltage	V _{STP}		(V _{SS})	-0.9		V


■ BASIC EXTERNAL CONNECTION DIAGRAM



E0C6281

■ PACKAGE DIMENSIONS

Plastic QFP6-64pin-S1



Unit: mm

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

[ELECTRONIC DEVICES MARKETING DIVISION]

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

