



STD150NH02L

N-CHANNEL 24V - 0.003 Ω - 150A ClipPAK™/IPAK STripFET™ III POWER MOSFET

| TYPE | V _{DSS} | R _{DS(on)} | I _D |
|-------------|------------------|---------------------|----------------|
| STD150NH02L | 24 V | < 0.0035 Ω | 150 A |


- TYPICAL R_{DS(on)} = 0.003 Ω @ 10 V
- TYPICAL R_{DS(on)} = 0.005 Ω @ 5 V
- R_{DS(ON)} * Q_g INDUSTRY'S BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


The STD150NH02L utilizes the latest advanced design rules of ST's proprietary STripFET™ technology. This novel 0.6 μ process utilizes also unique metallization techniques that couple to a "bondless" assembly technique result in outstanding performance with standard DPAK outline. It is therefore ideal in high performance DC-DC converter applications where efficiency it to be achieved at very high out currents.

APPLICATIONS

- SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



INTERNAL SCHEMATIC DIAGRAM



Ordering Information

| SALES TYPE | MARKING | PACKAGE | PACKAGING |
|---------------|-----------|---------|-------------|
| STD150NH02LT4 | D150NH02L | ClipPak | TAPE & REEL |
| STD150NH02L-1 | D150NH02L | TO-251 | TUBE |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|-----------------------|---|------------|------|
| V _{spike(1)} | Drain-source Voltage Rating | 30 | V |
| V _{DS} | Drain-source Voltage (V _{GS} = 0) | 24 | V |
| V _{DGR} | Drain-gate Voltage (R _{GS} = 20 k Ω) | 24 | V |
| V _{GS} | Gate- source Voltage | \pm 20 | V |
| I _D | Drain Current (continuous) at T _C = 25°C | 150 | A |
| I _D | Drain Current (continuous) at T _C = 100°C | 107 | A |
| I _{DM} (2) | Drain Current (pulsed) | 600 | A |
| P _{tot} | Total Dissipation at T _C = 25°C | 125 | W |
| | Derating Factor | 0.83 | W/°C |
| E _{AS} (3) | Single Pulse Avalanche Energy | 500 | mJ |
| T _{stg} | Storage Temperature | -55 to 175 | °C |
| T _j | Max. Operating Junction Temperature | | |

STD150NH02L

THERMAL DATA

| | | | | |
|----------------|--|-----|-----|------|
| Rthj-case | Thermal Resistance Junction-case | Max | 1.2 | °C/W |
| Rthj-amb | Thermal Resistance Junction-ambient | Max | 100 | °C/W |
| T _l | Maximum Lead Temperature For Soldering Purpose | | 275 | °C |

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|----------------------|---|---|------|------|---------|----------|
| V _{(BR)DSS} | Drain-source Breakdown Voltage | I _D = 25 mA, V _{GS} = 0 | 24 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current (V _{GS} = 0) | V _{DS} = 20 V V _{DS} = 20 V T _C = 125°C | | | 1 10 | μA μA |
| I _{GSS} | Gate-body Leakage Current (V _{DS} = 0) | V _{GS} = ± 20V | | | ±100 | nA |

ON (4)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------------|-----------------------------------|---|------|----------------|------------------|--------|
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} = V _{GS} I _D = 250 μA | 1 | 1.8 | | V |
| R _{DS(on)} | Static Drain-source On Resistance | V _{GS} = 10 V I _D = 75 A V _{GS} = 5 V I _D = 37.5 A | | 0.003 0.004 | 0.0035 0.0065 | Ω Ω |

DYNAMIC

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--|---|---|------|---------------------|------|----------------|
| g _{fs} (4) | Forward Transconductance | V _{DS} = 10 V I _D = 75 A | | 60 | | S |
| C _{iss} C _{oss} C _{rss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | V _{DS} = 15V f = 1 MHz V _{GS} = 0 | | 4450 1126 141 | | pF pF pF |
| R _G | Gate Input Resistance | f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain | | 1.6 | | Ω |

STD150NH02L

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-------------------------------|--|--|------|---------------|------|----------------|
| $t_{d(on)}$ t_r | Turn-on Delay Time Rise Time | $V_{DD} = 10\text{ V}$ $I_D = 75\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (Resistive Load, Figure 3) | | 14 224 | | ns ns |
| Q_g Q_{gs} Q_{gd} | Total Gate Charge Gate-Source Charge Gate-Drain Charge | $V_{DD} = 16\text{ V}$ $I_D = 150\text{ A}$ $V_{GS} = 10\text{ V}$ | | 69 13 9 | 93 | nC nC nC |
| $Q_{oss}^{(5)}$ | Output Charge | $V_{DS} = 16\text{ V}$ $V_{GS} = 0\text{ V}$ | | 27 | | nC |
| $Q_{gls}^{(6)}$ | Third-quadrant Gate Charge | $V_{DS} < 0\text{ V}$ $V_{GS} = 10\text{ V}$ | | 64 | | nC |

SWITCHING OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-----------------------|----------------------------------|--|------|----------|------|----------|
| $t_{d(off)}$ t_f | Turn-off Delay Time Fall Time | $V_{DD} = 10\text{ V}$ $I_D = 75\text{ A}$ $R_G = 4.7\ \Omega$, $V_{GS} = 10\text{ V}$ (Resistive Load, Figure 3) | | 69 40 | 54 | ns ns |

SOURCE DRAIN DIODE

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-----------------------------------|--|--|------|-----------------|------------|---------------|
| I_{SD} I_{SDM} | Source-drain Current Source-drain Current (pulsed) | | | | 150 600 | A A |
| $V_{SD}^{(4)}$ | Forward On Voltage | $I_{SD} = 75\text{ A}$ $V_{GS} = 0$ | | | 1.15 | V |
| t_{rr} Q_{rr} I_{RRM} | Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current | $I_{SD} = 150\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 15\text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, Figure 5) | | 47 58 2.5 | | ns nC A |

(1) Guaranteed when external $R_g = 4.7\ \Omega$ and $t_f < t_{fmax}$.

(2) Pulse width limited by safe operating area


(3) Starting $T_j = 25^\circ\text{C}$, $I_D = 75\text{ A}$, $V_{DD} = 10\text{ V}$

(4) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.


(5) $Q_{oss} = C_{oss} \cdot \Delta V_{in}$, $C_{oss} = C_{gd} + C_{ds}$. See Appendix A

(6) Gate charge for synchronous operation

Safe Operating Area




Thermal Impedance




STD150NH02L


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance



Gate Charge vs Gate-source Voltage




Capacitance Variations




STD150NH02L


Normalized Gate Threshold Voltage vs Temperature



Normalized on Resistance vs Temperature



Source-drain Diode Forward Characteristics



Normalized Breakdown Voltage vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




TO-251 (IPAK) MECHANICAL DATA

| DIM. | mm | | | inch | | |
|------|------|------|------|-------|-------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.2 | | 2.4 | 0.086 | | 0.094 |
| A1 | 0.9 | | 1.1 | 0.035 | | 0.043 |
| A3 | 0.7 | | 1.3 | 0.027 | | 0.051 |
| B | 0.64 | | 0.9 | 0.025 | | 0.031 |
| B2 | 5.2 | | 5.4 | 0.204 | | 0.212 |
| B3 | | | 0.85 | | | 0.033 |
| B5 | | 0.3 | | | 0.012 | |
| B6 | | | 0.95 | | | 0.037 |
| C | 0.45 | | 0.6 | 0.017 | | 0.023 |
| C2 | 0.48 | | 0.6 | 0.019 | | 0.023 |
| D | 6 | | 6.2 | 0.236 | | 0.244 |
| E | 6.4 | | 6.6 | 0.252 | | 0.260 |
| G | 4.4 | | 4.6 | 0.173 | | 0.181 |
| H | 15.9 | | 16.3 | 0.626 | | 0.641 |
| L | 9 | | 9.4 | 0.354 | | 0.370 |
| L1 | 0.8 | | 1.2 | 0.031 | | 0.047 |
| L2 | | 0.8 | 1 | | 0.031 | 0.039 |




TO-252 (DPAK) MECHANICAL DATA

| DIM. | mm | | | inch | | |
|------|------|------|------|-------|-------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.2 | | 2.4 | 0.086 | | 0.094 |
| A1 | 0.9 | | 1.1 | 0.035 | | 0.043 |
| A2 | 0.03 | | 0.23 | 0.001 | | 0.009 |
| B | 0.64 | | 0.9 | 0.025 | | 0.035 |
| B2 | 5.2 | | 5.4 | 0.204 | | 0.212 |
| C | 0.45 | | 0.6 | 0.017 | | 0.023 |
| C2 | 0.48 | | 0.6 | 0.019 | | 0.023 |
| D | 6 | | 6.2 | 0.236 | | 0.244 |
| E | 6.4 | | 6.6 | 0.252 | | 0.260 |
| G | 4.4 | | 4.6 | 0.173 | | 0.181 |
| H | 9.35 | | 10.1 | 0.368 | | 0.397 |
| L2 | | 0.8 | | | 0.031 | |
| L4 | 0.6 | | 1 | 0.023 | | 0.039 |



APPENDIX A

Buck Converter: Power Losses Estimation



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low $R_{DS(on)}$ to reduce conduction losses
- Small Q_{gs} to reduce the gate charge losses
- Small C_{oss} to reduce losses due to output capacitance
- Small Q_{rr} to reduce losses on SW₁ during its turn-on
- The C_{gd}/C_{gs} ratio lower than V_{th}/V_{gg} ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- Small R_g and L_s to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Q_g to have a faster commutation and to reduce gate charge losses
- Low $R_{DS(on)}$ to reduce the conduction losses.

| | | High Side Switch (SW1) | Low Side Switch (SW2) |
|----------------------------------|------------|--|---|
| P _{conduction} | | $R_{DS(on)SW1} * I_L^2 * \delta$ | $R_{DS(on)SW2} * I_L^2 * (1 - \delta)$ |
| P _{switching} | | $V_{in} * (Q_{gsth(SW1)} + Q_{gd(SW1)}) * f * \frac{I_L}{I_g}$ | Zero Voltage Switching |
| P _{diode} | Recovery | Not Applicable | ¹ $V_{in} * Q_{rr(SW2)} * f$ |
| | Conduction | Not Applicable | $V_{f(SW2)} * I_L * t_{deadtime} * f$ |
| P _{gate(Q_g)} | | $Q_{g(SW1)} * V_{gg} * f$ | $Q_{gls(SW2)} * V_{gg} * f$ |
| P _{Qoss} | | $\frac{V_{in} * Q_{oss(SW1)} * f}{2}$ | $\frac{V_{in} * Q_{oss(SW2)} * f}{2}$ |

| Parameter | Meaning |
|-------------------------------|--|
| δ | Duty-cycle |
| Q_{gsth} | Post threshold gate charge |
| Q_{gls} | Third quadrant gate charge |
| P_{conduction} | On state losses |
| P_{switching} | On-off transition losses |
| P_{diode} | Conduction and reverse recovery diode losses |
| P_{gate} | Gate drive losses |
| P_{Qoss} | Output capacitance losses |

¹ Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.

© 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com