16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90370 Series

MB90372/F372/V370

DESCRIPTION

The MB90370 series is a line of general-purpose, 16-bit microcontrollers designed for those applications which require high-speed real-time processing. The instruction set is designed to be optimized for controller applications which inheriting the AT architecture of F²MC-16LX series and allow a wide range of control tasks to be processed efficiently at high speed.

A built-in LPC interface, serial IRQ and PS/2 interface simplifies communication with host CPU and PS/2 devices in computer system. Moreover, SMbus compliant I²C, comparator for battery control and A/D converter implements the smart battery control. With these features, the MB90370 series matches itself as keyboard controller with smart battery control.

While inheriting the AT architecture of the F²MC*¹ family, the instruction set for the F²MC-16LX CPU core of the MB90370 series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90370 has an on-chip 32-bit accumulator which enables processing of long-word data.

Notes: *1: F2MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

*2: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ FEATURES

Clock

- · Embedded PLL clock multiplication circuit
- Operating clock (PLL clock) can selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz to 16 MHz)
- Minimum instruction execution time of 62.5 ns (at oscillation of 4 MHz, four times the PLL clock, operation at Vcc of 3.3 V)

CPU addressing space of 16 Mbytes

· Internal 24-bit addressing

Instruction set optimized for controller applications

- · Rich data types (bit, byte, word, long word)
- · Rich addressing mode (23 types)

- · High code efficiency
- · Enhanced precision calculation realized by the 32-bit accumulator

• Instruction set designed for high level language (C) and multi-task operations

- · Adoption of system stack pointer
- · Enhanced pointer indirect instructions
- · Barrel shift instructions

Program patch function (2 address pointer)

Improved execution speed

• 4-byte instruction queue

Powerful interrupt function

- Priority level programmable : 8 levels
- 32 factors of stronger interrupt function

• Automatic data transmission function independent of CPU operation

- Extended intelligent I/O service function (El²OS)
- · Maximum 16 channels

Low-power consumption (standby) mode

- Sleep mode (mode in which CPU operating clock is stopped)
- Timebase timer mode (mode in which operations other than timebase timer and watch timer are stopped)
- Stop mode (mode in which all oscillations are stopped)
- · CPU intermittent operation mode
- · Watch mode

Package

LQFP-144 (FPT-144P-M12 : 0.4 mm pitch)

Process

CMOS technology

■ PRODUCT LINEUP

Part number Parameter	MB90V370	MB90F372	MB90372			
Classification	_	Flash type ROM	Mask ROM			
ROM size	_	64K E	Bytes			
RAM size	15.7K Bytes	6K B	Sytes			
CPU function	Number of instruction : 351 Minimum execution time : 62.5 ns / 4 MHz (PLL x 4) Addressing mode : 23 Data bit length : 1, 8, 16 bits Maximum memory space : 16 MBytes					
I/O port	I/O port (N-channel) I/O port (CMOS) I/O port (CMOS with pull-up co- Total	: 16 : 72 ntrol) : 32 : 120				
16-bit reload timer	Reload timer Reload mode, single-shot mode	: 4 channels e or event count mode selectabl	le			
16-bit PPG timer	PPG timer PWM mode or single-shot mod	: 3 channels e selectable				
Bit decoder	Bit decoder	: 1 channel				
Parity generator	Parity generator Selectable odd/even parity	: 1 channel				
PS/2 interface	PS/2 interface 4 selectable sampling clocks	: 3 channels				
LPC interface	LPC bus interface : 1 channel Universal peripheral Interface : 4 channels GA20 output control : for UPI channel 0 only Data buffer array : 48 bytes					
Serial IRQ controller	Serial IRQ request LPC clock monitor / control	: 6 channels				
UART	With full-duplex double buffer (Clock asynchronized or clock s selectively used	variable data length) ynchronized transmission (with	start and stop bits) can be			
I ² C	I ² C (SMbus compliant) Support I ² C bus of PHILIPS and Selectable packet error check Timeout detection function	: 1 channel d the SMbus proposed by Intel I	² C bus			
Multi-address I ² C	Multi-address I ² C (SMbus compliant): 1 channel Support I ² C bus of PHILIPS and the SMbus proposed by Intel I ² C bus Selectable packet error check Timeout detection function 6 addresses support ALERT function					
Bridge circuit	Three bus connection routes ca	an be switched by I ² C / multi-add	dress I ² C			

Part number Parameter	MB90V370	MB90F372	MB90372
Comparator		the hysteresis width is contained ounting and instantaneous interr	

Part number Parameter	MB90V370	MB90F372	MB90372		
External	6 independent channels				
interrupt	Selectable causes	: Rise/fall edge, fall edge,	"L" level or "H" level		
Key-on wake-up	8 independent channels				
interrupt	Causes	: "L" level			
8/10-bit A/D	8/10-bit resolution : 12 channels				
converter	Conversion time	: Less than 6.13 μS (16 MHz internal clock)			
8-bit D/A converter	8-bit resolution : 2 channels				
LCD controller/driver	Up to 9 SEG x 4 COM				
LCD controller/driver	Selectable LCD output or CMOS I/O port				
Low-power consumption	Stop mode / Sleep mode / CPU intermittent operation mode / Watch mode				
Process	CMOS				
Package	PGA256 LQFP-144 (FPT-144P-M12: 0.4 mm pitch)				
Operating voltage	3.0~3.6 V @ 16 MHz *				

^{*:} Varies with conditions such as the operating frequency (see Section "■ ELECTRICAL CHARACTERISTICS"). Assurance for the MB90V370 is given only for operation with a tool at power supply voltage of 3.0 V to 3.6 V, an operating temperature of 0 to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90V370	MB90F372	MB90372
PGA256	0	X	Х
FPT-144P-M12	Х	0	0

: AvailableX : Not available

Note: For more information about each package, see Section "■ PACKAGE DIMENSIONS".


■ DIFFERENCES AMONG PRODUCTS

Memory size

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V370 does not have an internal ROM, however, operations equivalent to chips with an internal ROM
 can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the
 development tool.
- In the MB90V370, images from FF4000H to FFFFFFH are mapped to bank 00, and FF0000H to FF3FFFH are mapped to bank FF only. (This setting can be changed by the development tool configuration.)
- In the MB90372/F372, images from FF4000_H to FFFFFF_H are mapped to bank 00, and FF0000_H to FF3FFF_H are mapped to bank FF only.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O circuit	Pin status during	Function		
LQFP-144	riii iiaiiie	// Circuit	reset	runction		
128,129	X0,X1	Α	Oscillating	Main oscillation input pins.		
20,21	X0A,X1A	Α	Oscillating	Sub-clock oscillation input pins.		
17	RST	В	Reset input	External reset input pin.		
58, 57, 56	MD0 ~ 2	С	Mode input	Input pin for operation mode specification. Connect this pin directly to Vcc or Vss.		
	P00 ~ P07			General-purpose I/O ports.		
109 ~ 116	KSIO ~ KSI7	D		Can be used as key-on wake-up interrupt input channel 0 \sim 7. Input is enabled when 1 is set in EICR: EN0 \sim 7 in standby mode.		
117 ~ 124	P10 ~ P17	E		General-purpose I/O ports.		
125, 130~136	P20 ~ P27	E		General-purpose I/O ports.		
137 ~ 143	P30 ~ P36	Е		General-purpose I/O ports.		
144	P37	Е		General-purpose I/O ports.		
	ADTG	ı		External trigger input pin (ADTG) for the A/D converter.		
	P40	_		General-purpose N-ch open-drain I/O port.		
1	PSCK0	F		Serial clock I/O pin for PS/2 interface channel 0. This function is selected when PS/2 interface channel 0 is enabled.		
	P41					General-purpose N-ch open-drain I/O port.
2	PSDA0	F		Serial data I/O pin for PS/2 interface channel 0. This function is selected when PS/2 interface channel 0 is enabled.		
	P42		Port input	General-purpose N-ch open-drain I/O port.		
3	PSCK1	F		Serial clock I/O pin for PS/2 interface channel 1. This function is selected when PS/2 interface channel 1 is enabled.		
	P43			General-purpose N-ch open-drain I/O port.		
4	PSDA1	F		Serial data I/O pin for PS/2 interface channel 1. This function is selected when PS/2 interface channel 1 is enabled.		
	P44			General-purpose N-ch open-drain I/O port.		
5	PSCK2	F		Serial clock I/O pin for PS/2 interface channel 2. This function is selected when PS/2 interface channel 2 is enabled.		
	P45			General-purpose N-ch open-drain I/O port.		
6	PSDA2	F		Serial data I/O pin for PS/2 interface channel 2. This function is selected when PS/2 interface channel 2 is enabled.		
	P46			General-purpose N-ch open-drain I/O port.		
7	CLKRUN	G		LPC clock status / restart request I/O pin for serial IRQ controller. This function is selected when serial IRQ and LPC clock restart request is enabled.		
	P47			General-purpose I/O port.		
8	SERIRQ	н		Serial IRQ data I/O pin for serial IRQ controller. This function is selected when serial IRQ is enabled.		

ontinued)				
Pin no.	Pin name	I/O circuit	Pin status during reset	Function
	P50		Teset	General-purpose I/O port.
9	GA20	н		GA20 output for LPC interface. This function is selected when GA20 function is enabled.
	P51			General-purpose I/O port.
10	LFRAME	Н		LFRAME input for LPC interface. This function is selected when LPC interface is enabled.
11	P52	Н		General-purpose I/O port.
	LRESET	••		Reset input for LPC interface. This function is selected when LPC interface is enabled.
12	P53	н		General-purpose I/O port.
	LCK			Clock input for LPC interface. This function is selected when LPC interface is enabled.
	P54 ~ P57			General-purpose I/O ports.
13 ~ 16	LAD0 ~ LAD3	Н		Address/Data I/O for LPC interface. This function is selected when LPC interface is enabled.
	P60 ~ P65			General-purpose I/O ports.
93 ~ 98	INTO ~ INT5	I		Can be used as DTP/external interrupt request input channel 0 ~ 5. Input is enabled when 1 is set in ENIR: EN0 ~ 5 in standby mode.
	P66		Port input	General-purpose I/O port.
99	UCK1	l		Serial clock I/O pin for UART channel 1. This function is enabled when UART channel 1 enables clock output.
	P67			General-purpose I/O port.
100	UO1	I		Serial data output pin for UART channel 1. This function is enabled when UART channel 1 enables data output.
	P70			General-purpose I/O port.
101	UI1	I		Serial data input pin for UART channel 1. While UART channel 1 is operating for input, the input of this pin is used as required and must not be used for any other input.
	P71			General-purpose I/O port.
102	UCK2	I		Serial clock I/O pin for UART channel 2. This function is enabled when UART channel 2 enables clock output.
	P72	_		General-purpose I/O port.
103	UO2	I		Serial data output pin for UART channel 2. This function is enabled when UART channel 2 enables data output.
	P73			General-purpose I/O port.
104	UI2	I		Serial data input pin for UART channel 2. While UART channel 2 is operating for input, the input of this pin is used as required and must not be used for any other input.
	P74	_		General-purpose I/O port.
105	UCK3	I		Serial clock I/O pin for UART channel 3. This function is enabled when UART channel 3 enables clock output.
	P75			General-purpose I/O port.
106	UO3	I		Serial data output pin for UART channel 3. This function is enabled when UART channel 3 enables data output.

Continued)					
Pin no.	Pin name	I/O circuit	Pin status	Function	
LQFP-144	Fill liaille	I/O Circuit	during reset	FullCtion	
	P76			General-purpose I/O port.	
107	UI3	ı		Serial data input pin for UART channel 3. While UART channel 3 is operating for input, the input of this pin is used as required and must not be used for any other input.	
	P77			General-purpose I/O port.	
108	PPG1	ı		Output pin for PPG channel 1. This function is enabled when PPG channel 1 output is enabled.	
74	P80	-		General-purpose N-ch open-drain I/O port.	
71	SCL1	. T		Serial clock I/O pin for multi-address I ² C.	
72	P81	т		General-purpose N-ch open-drain I/O port.	
12	SDA1	1 '		Serial data I/O pin for multi-address I ² C.	
70	P82			General-purpose N-ch open-drain I/O port.	
73	ALERT	J		ALERT output pin for multi-address I ² C.	
	P90	_		General-purpose N-ch open-drain I/O port.	
65	SCL2	Т		Serial clock I/O pin for bridge circuit.	
20	P91	т		General-purpose N-ch open-drain I/O port.	
66	SDA2		Port input	Serial data I/O pin for bridge circuit.	
67	P92	_		General-purpose N-ch open-drain I/O port.	
67	SCL3	Т		Serial clock I/O pin for bridge circuit.	
68	P93	Т		General-purpose N-ch open-drain I/O port.	
00	SDA3	'		Serial data I/O pin for bridge circuit.	
69	P94	Т		General-purpose N-ch open-drain I/O port.	
09	SCL4	"		Serial clock I/O pin for bridge circuit.	
70	P95	Т		General-purpose N-ch open-drain I/O port.	
70	SDA4	'		Serial data I/O pin for bridge circuit.	
	PA0 ~ PA2			General-purpose I/O ports.	
22 ~ 24	ALR1 ~ ALR3	н		Alarm signal output when battery 1 ~ 3 run down in comparator circuit.	
25	PA3			General-purpose I/O port.	
25	ACO	Н		AC power set signal output in comparator circuit.	
	PA4 ~ PA6			General-purpose I/O ports.	
26 ~ 28	OFB1 ~ OFB3	н		Battery 1 ~ 3 discharge control signal output in comparator circuit.	
	PB0 ~ PB1			General-purpose I/O ports.	
34, 35	DCIN ~ DCIN2	К	Comparator	AC power monitoring input in comparator circuit.	
36	PB2	К	input	General-purpose I/O ports.	
30	VOL1			Battery 1 power instantaneous interruption monitoring input in comparator circuit.	

munuea)				
Pin no.	Pin name	VO circuit Pin status during reset		Function
LQFP-144				
37	PB3	ĸ		General-purpose I/O ports.
	VSI1			Battery 1 indicator monitoring input in comparator circuit.
38	PB4	ĸ		General-purpose I/O ports.
	VOL2			Battery 2 power instantaneous interruption monitoring input in comparator circuit.
39	PB5	ĸ	Comparator	General-purpose I/O ports.
•	VSI2		input	Battery 2 indicator monitoring input in comparator circuit.
40	PB6	к		General-purpose I/O ports.
40	VOL3			Battery 3 power instantaneous interruption monitoring input in comparator circuit.
41	PB7	к		General-purpose I/O ports.
71	VSI3] "		Battery 3 indicator monitoring input in comparator circuit.
	PC0 ~ PC2		Comparator	General-purpose I/O ports.
45 ~ 47	SW1 ~ SW3	L	input	Battery 1 ~ 3 mount / dismount detection input in comparator circuit.
	ANO ~ AN2		or A/D input	A/D converter analog input pin 0 \sim 2. This function is enabled when the analog input specification is enabled (ADER1).
	PC3 ~ PC7	м	– A/D input	General-purpose I/O ports.
48 ~ 52	AN3 ~ AN7			A/D converter analog input pin 3 ~ 7. This function is enabled when the analog input specification is enabled (ADER1).
	PD0 ~ PD3			General-purpose I/O ports.
53, 59 ~ 61	AN8 ~ AN11	М		A/D converter analog input pin 8 ~ 11. This function is enabled when the analog input specification is enabled (ADER2).
	PD4 ~ PD5			General-purpose I/O ports.
62 ~ 63	DA1 ~ DA2	N		D/A converter analog output 1 ~ 2. This function is selected when D/A converted is enabled.
	PD6 ~ PD7			General-purpose I/O port.
64, 92	PPG2 ~ PPG3	н		Output pin for PPG channel 2 \sim 3. This function is selected when PPG channel 2 \sim 3 output is enabled.
	PE0			General-purpose I/O port.
74	SEG0	o		Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TIN1		Port input	External clock input pin for reload timer 1.
	PE1			General-purpose I/O port.
75	SEG1			Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TO1			Event output pin for reload timer 1.
	PE2			General-purpose I/O port.
76	SEG2	o		Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TIN2			External clock input pin for reload timer 2.

ontinuea)				T
Pin no.	Pin name	I/O circuit	Pin status during	Function
LQFP-144		3 - 5 Suit	reset	
	PE3			General-purpose I/O port.
77	SEG3	0		Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TO2			Event output pin for reload timer 2.
	PE4			General-purpose I/O port.
78	SEG4	o		Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TIN3			External clock input pin for reload timer 3.
	PE5			General-purpose I/O port.
79	SEG5	0		Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	ТО3			Event output pin for reload timer 3.
	PE6		Port input	General-purpose I/O port.
80	SEG6	O	-	Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TIN4			External clock input pin for reload timer 4.
	PE7			General-purpose I/O port.
81	SEG7	o	•	Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	TO4			Event output pin for reload timer 4.
	PF0			General-purpose I/O port.
82	SEG8	Р		Segment output pin for LCD controller/driver. This function is selected when LCD segment output is enabled.
	PF1 ~ PF4			General-purpose I/O port.
83 ~ 86	COM0 ~ COM3	Р		COM output pin for LCD controller/driver. This function is selected when LCD COM output is enabled.
	PF5 ~ PF7		Power	General-purpose I/O port.
87 ~ 89	V1 ~ V3	Q	input	Power input pin for LCD controller/driver. This function is selected when external voltage divider is enabled.
42	AVCC	R		Vcc power input pin for analog circuits.
43	AVR	S	Power input	Vref+ input pin for the A/D converter. This voltage must not exceed Vcc. Vref- is fixed to AVSS.
44	AVSS	R		Vss power input pin for analog circuits.
29	CVCC	R		Vcc power input pin for analog circuits.
30	CVRH1	R Power		
31	CVRH2	R	input	Standard power input pin of the comparator.
32	CVRL	R		
33	cvss	R		Vss power input pin for analog circuits.
19,55,91,127	Vss	-	Power	Power (0 V) input pin.
18,54,90,126	Vcc	_	input	Power (3.3 V) input pin.

■ I/O CIRCUIT TYPE

Classification	Туре	Remarks
А	X1/X1A N-ch P-ch X0/X0A N-ch P-ch N-ch Standby mode control	Main/Sub clock (main/sub clock crystal oscillator) • At an oscillation feedback resistor of approximately 1 $M\Omega$
В	R F	 Hysteresis input Pull-up resistor approximately 50 kΩ
С		Hysteresis input
D	P-ch Pull-up control P-ch Pout N-ch Nout Hysteresis input Standby mode control	 CMOS output Hysteresis input Selectable pull-up resistor approximately 50 kΩ IoL = 4 mA
E	P-ch Pull-up control P-ch Pout N-ch Nout CMOS input Standby mode control	 CMOS output CMOS input Selectable pull-up resistor approximately 50 kΩ IoL = 4 mA
F	N-ch Nout Hysteresis input Standby mode control	 N-ch open-drain output Hysteresis input IoL = 4 mA 5V tolerant

Classification	Туре	Remarks
G	Nout N-ch Nout CMOS input Standby mode control	N-ch open-drain output CMOS input IoL = 4 mA
Н	P-ch Pout Nout CMOS input Standby mode control	 CMOS output CMOS input IoL = 4 mA
I	N-ch Pout Nout Hysteresis input Standby mode control	 CMOS output Hysteresis input IoL = 4 mA
J	N-ch Nout CMOS input Standby mode control	 N-ch open-drain output CMOS input Io⊥ = 4 mA 5V tolerant
К	P-ch Pout Nout CMOS input Standby mode control Comparator input	 CMOS output CMOS input Comparator input IoL = 4 mA

Classification	Туре	Remarks
L	P-ch Nout Nout CMOS input Standby mode control Comparator input Analog input	 CMOS output CMOS input Comparator input A/D analog input IoL = 4 mA
М	P-ch Pout Nout CMOS input Standby mode control Analog input	 CMOS output CMOS input A/D analog input IoL = 4 mA
N	P-ch Pout Nout Nout CMOS input Standby mode control Analog output	 CMOS output CMOS input D/A analog output IoL = 4 mA
O	P-ch Pout N-ch Nout CMOS input Standby mode control Segment output	 CMOS output CMOS input Segment output IoL = 4 mA

Classification	Туре	Remarks
Р	P-ch Pout N-ch Nout CMOS input Standby mode control Segment output	 CMOS output CMOS input Segment output IoL = 12 mA
Q	N-ch Nout CMOS input Standby mode control LCD driving power supply	 CMOS output CMOS input LCD driving power supply IoL = 12 mA
R	IN N-ch	Power supply input protection circuit
S	P-ch Analog input enable IN Analog input enable	A/D converter reference voltage (AVR) input pin with protection circuit
Т	Nout Nout CMOS input Standby mode control	 N-ch open-drain output CMOS input Io⊥ = 4 mA 5V tolerant

■ HANDLING DEVICES

Be sure that the maximum rated voltage is not exceeded (latch-up prevention).

A latch-up may occur on a CMOS IC if a voltage higher than Vcc or lower than Vss is applied to an input or output pin other than medium-to-high voltage pins. A latch-up may also occur if a voltage higher than the rating is applied between Vcc and Vss. A latch-up causes a rapid increase in the power supply current, which can result in thermal damage to an element. Take utmost care that the maximum rated voltage is not exceeded.

When turning the power on or off to analog circuits, be sure that the analog supply voltages (AVcc, CVcc, AVR, CVRH1, CVRH2 and CVRL) and analog input voltage do not exceed the digital supply voltage (Vcc).

Stabilize the supply voltages

Even within the operation guarantee range of the $V_{\rm CC}$ supply voltage, a malfunction can be caused if the supply voltage undergoes a rapid change. For voltage stabilization guidelines, the $V_{\rm CC}$ ripple fluctuations (P-P value) at commercial frequencies (50 to 60 Hz) should be suppressed to "10%" or less of the reference $V_{\rm CC}$ value. During a momentary change such as when switching a supply voltage, voltage fluctuations should also be suppressed so that the "transient fluctuation rate" is 0.1 V/ms or less.

Power-on

To prevent a malfunction in the built-in voltage drop circuit, secure "50 μ s (between 0.2 V and 1.8 V)" or more for the voltage rise time during power-on.

Treatment of unused input pins


An unused input pin may cause a malfunction if it is left open. Every unused input pin should be pulled up or down.

Treatment of A/D converter, D/A converter and comparator power pin

When the A/D converter, D/A converter and comparator is not used, connect the pins as follows: AVcc = CVcc = Vcc, AVss = AVR = CVss = CVRL = CVRH1 = CVRH2 = Vss.

Notes on external clock

When an external clock is used, the oscillation stabilization wait time is required at power-on reset or at cancellation of sub-clock mode or stop mode. As shown in diagram below, when an external clock is used, connect only the X0 pin and leave the X1 pin open.



Power supply pins


When a device has two or more $V_{\rm CC}$ or $V_{\rm SS}$ pins, the pins that should have equal potential are connected within the device in order to prevent a latch-up or other malfunction. To reduce extraneous emission, to prevent a malfunction of the strobe signal due to an increase in the group level, and to maintain the local output current rating, connect all these power supply pins to an external power supply and ground them.

The current source should be connected to the V_{CC} and V_{SS} pins of the device with minimum impedance. It is recommended that a bypass capacitor of about 0.1 μF be connected near the terminals between V_{CC} and V_{SS} .


Analog power-on sequence of A/D converter, D/A converter and comparator

The power to the A/D converter, D/A converter and comparator (AVcc, CVcc, AVR, CVRH1, CVRH2 and CVRL) and analog inputs (AN0 ~ AN11, VOL1 ~ 3, VSI1 ~ 3, SW1 ~ 3, DCIN and DCIN2) must be turned on after the power to the digital circuits (Vcc) is turned on. When turning off the power, turn off the power to the digital circuits (Vcc) after turning off the power to the A/D converter, D/A converter, comparator and analog inputs. When the power is turned on or off, AVR should not exceed AVcc. And CVRH1, CVRH2 and CVRL should not exceed CVcc. Also, when a pin that is used for A/D analog input is also used as an input port, the input voltage should not exceed AVcc. And when comparator analog input is also used as an input port, the input voltage should not exceed CVcc. (The power to the analog circuits and the power to the digital circuits can be simultaneously turned on or off.)

■ BLOCK DIAGRAM



■ MEMORY MAP



Model	Address #1	Address #2	Address #3
MB90372	FF0000н	004000н	001900н
MB90F372	FF0000н	004000н	001900н
MB90V370	FF0000 _H *1	004000н*1	003FC0н


^{*1:} The MB90V370 does not contain ROM. Assume that the development tool uses these area for its ROM decode areas.

Notes:


- If single-chip mode (without ROM mirroring function) is selected, see Chapter 31, "ROM Mirroring Function Selection Module" of the MB90370 series H/W manual.
- ROM data in the FF bank can be seen as an image in the higher 00 bank to validate the small model C compiler. Because addresses of the 16 low-order bits in the FF bank are the same, the table in ROM can be referenced without the "far" specification. For example, when 00C000H is accessed, the contents of ROM at FFC000H are actually accessed. The ROM area in the FF bank exceeds 48 kilobytes, and all areas cannot be seen as images in the 00 bank. Because ROM data from FF4000H to FFFFFFH is seen as an image at 004000H to 00FFFFH, the ROM data table should be stored in the area from FF4000H to FFFFFFH.

■ F²MC-16LX CPU PROGRAMMING MODEL


· Dedicated registers



· General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
000000н	PDR0	Port 0 data register	R/W	R/W	Port 0	XXXXXXXX
000001н	PDR1	Port 1 data register	R/W	R/W	Port 1	XXXXXXXX
000002н	PDR2	Port 2 data register	R/W	R/W	Port 2	XXXXXXXX
000003н	PDR3	Port 3 data register	R/W	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 data register	R/W	R/W	Port 4	Х1111111в
000005н	PDR5	Port 5 data register	R/W	R/W	Port 5	XXXXXXXX
000006н	PDR6	Port 6 data register	R/W	R/W	Port 6	XXXXXXXX
000007н	PDR7	Port 7 data register	R/W	R/W	Port 7	XXXXXXXX
000008н	PDR8	Port 8 data register	R/W	R/W	Port 8	111в
000009н	PDR9	Port 9 data register	R/W	R/W	Port 9	111111в
00000Ан	PDRA	Port A data register	R/W	R/W	Port A	-XXXXXXXB
00000Вн	PDRB	Port B data register	R/W	R/W	Port B	XXXXXXXXB
00000Сн	PDRC	Port C data register	R/W	R/W	Port C	XXXXXXXXB
00000Дн	PDRD	Port D data register	R/W	R/W	Port D	XXXXXXXXB
00000Ен	PDRE	Port E data register	R/W	R/W	Port E	XXXXXXXXB
00000Fн	PDRF	Port F data register	R/W	R/W	Port F	XXXXXXXXB
000010н	DDR0	Port 0 direction register	R/W	R/W	Port 0	0000000в
000011н	DDR1	Port 1 direction register	R/W	R/W	Port 1	0000000в
000012н	DDR2	Port 2 direction register	R/W	R/W	Port 2	0000000в
000013н	DDR3	Port 3 direction register	R/W	R/W	Port 3	0000000В
000014н	DDR4	Port 4 direction register	R/W	R/W	Port 4	0в
000015н	DDR5	Port 5 direction register	R/W	R/W	Port 5	0000000В
000016н	DDR6	Port 6 direction register	R/W	R/W	Port 6	0000000В
000017н	DDR7	Port 7 direction register	R/W	R/W	Port 7	0000000В
000018н	PGDR	Parity generator data register	R/W	R/W		XXXXXXXXB
000019н	PGCSR	Parity generator control status register	R/W	R/W	Parity generator	ХОв
00001Ан	DDRA	Port A direction register	R/W	R/W	Port A	-0000000в
00001Вн	DDRB	Port B direction register	R/W	R/W	Port B	0000000в
00001Сн	DDRC	Port C direction register	R/W	R/W	Port C	0000000в
00001Дн	DDRD	Port D direction register	R/W	R/W	Port D	00000000в

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
00001Ен	DDRE	Port E direction register	R/W	R/W	Port E	00000000в
00001Fн	DDRF	Port F direction register	R/W	R/W	Port F	00000000в
000020н	SMR1	Serial mode register 1	R/W	R/W		00000-00в
000021н	SCR1	Serial control register 1	R/W	R/W		00000100в
000022н	SIDR1/ SODR1	Input data register 1 / Output data register 1	R/W	R/W	UART1	XXXXXXXXB
000023н	SSR1	Serial status register 1	R/W	R/W		00001000в
000024н	M2CR1	Mode 2 control register 1	R/W	R/W		1000в
000025н	CDCR1	Clock division control register 1	R/W	R/W	Communication prescaler 1	00000в
000026н	ENIR	Interrupt / DTP enable register	R/W	R/W		000000в
000027н	EIRR	Interrupt / DTP cause register	R/W	R/W	DTP/external	XXXXXXB
000028н	ELVD.	Degrees level estima an aciden	R/W	R/W	interrupt	0000000в
000029н	ELVR	Request level setting register	R/W	R/W		0000в
00002Ан	ADER1	Analog input enable register 1	R/W	R/W	Port C, A/D	11111111в
00002Вн	ADER2	Analog input enable register 2	R/W	R/W	Port D, A/D	1111в
00002Сн	BRSR	Bridge circuit selection register	R/W	R/W	Bridge circuit	000000в
00002Dн	ADC0	A/D control register	R/W	R/W		0000000В
00002Ен	ADCR0	A/D data maniatan	R	R		XXXXXXXX
00002Fн	ADCR1	A/D data register	R/W	R/W	8/10-bit A/D converter	00000-ХХв
000030н	ADCS0	A/D control status register	R/W	R/W		00в
000031н	ADCS1	A/D control status register	R/W	R/W		0000000в
000032н	SICRL	Serial interrupt request register	R/W	R/W		0000000в
000033н	SICRH	Serial interrupt control register	R/W	R/W		0000000В
000034н	SIFR1	Serial interrupt frame number register 1	R/W	R/W		000000в
000035н	SIFR2	Serial interrupt frame number register 2	R/W	R/W	Serial IRQ	000000в
000036н	SIFR3	Serial interrupt frame number register 3	R/W	R/W		000000в
000037н	SIFR4	Serial interrupt frame number register 4	R/W	R/W		000000в
000038н	PDCRL1	DDC4 daying according to the	-	R		11111111в
000039н	PDCRH1	PPG1 down counter register	-	R		11111111в
00003Ан	PCSRL1	DDO4 resided and	-	W		XXXXXXXX
00003Вн	PCSRH1	PPG1 period setting register	-	W	16-bit PPG timer	XXXXXXXX
00003Сн	PDUTL1	DDO4 data 111	-	W	(CH1)	XXXXXXXX
00003Dн	PDUTH1	PPG1 duty setting register	-	W		XXXXXXXX
00003Ен	PCNTL1	DDO4 control of the	R/W	R/W		000000в
00003Fн	PCNTH1	PPG1 control status register	R/W	R/W		00000000в

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
000040н	PDCRL2	DDO0 down according to the	-	R		11111111в
000041н	PDCRH2	PPG2 down counter register	-	R	-	11111111в
000042н	PCSRL2	DDC2 namind natting we sister	-	W	-	XXXXXXXXB
000043н	PCSRH2	PPG2 period setting register	-	W	16-bit PPG timer	XXXXXXXXB
000044н	PDUTL2	DDC2 duty cotting register	-	W	(CH2)	XXXXXXXXB
000045н	PDUTH2	PPG2 duty setting register	-	W	=	XXXXXXXXB
000046н	PCNTL2	DDC2 control atotus register	R/W	R/W	-	000000в
000047н	PCNTH2	PPG2 control status register	R/W	R/W	1	0000000В
000048н	PDCRL3	DDC2 dayin accomton no nieton	-	R		11111111в
000049н	PDCRH3	PPG3 down counter register	-	R	16-bit PPG timer (CH3)	11111111в
00004Ан	PCSRL3	DDO0 and describe a marietar	-	W		XXXXXXXXB
00004Вн	PCSRH3	PPG3 period setting register	-	W		XXXXXXXXB
00004Сн	PDUTL3	DDCC data a stilla a sa sistem	-	W		XXXXXXXXB
00004Dн	PDUTH3	PPG3 duty setting register	-	W		XXXXXXXXB
00004Ен	PCNTL3	DDO0 - and relative manifester	R/W	R/W	-	000000в
00004Fн	PCNTH3	PPG3 control status register	R/W	R/W	-	0000000В
000050н	PSCR0	PS/2 interface control register 0	R/W	R/W		000000в
000051н	PSSR0	PS/2 interface status register 0	R/W	R/W	-	0000000в
000052н	PSCR1	PS/2 interface control register 1	R/W	R/W	-	000000в
000053н	PSSR1	PS/2 interface status register 1	R/W	R/W	1	0000000в
000054н	PSCR2	PS/2 interface control register 2	R/W	R/W	3-channel PS/2	000000в
000055н	PSSR2	PS/2 interface status register 2	R/W	R/W	interface	0000000в
000056н	PSDR0	PS/2 interface data register 0	R/W	R/W	1	0000000в
000057н	PSDR1	PS/2 interface data register 1	R/W	R/W	-	0000000В
000058н	PSDR2	PS/2 interface data register 2	R/W	R/W		0000000В
000059н	PSMR	PS/2 interface mode register	R/W	R/W	1	0000в
00005Ан	DAT0	D/A converter data register 0	R/W	R/W		XXXXXXXXB
00005Вн	DAT1	D/A converter data register 1	R/W	R/W	D/A converte:	XXXXXXXXB
00005Сн	DACR0	D/A control register 0	R/W	R/W	D/A converter	Ов
00005Дн	DACR1	D/A control register 1	R/W	R/W	-	Ов

inued)	_				·	
Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
00005Ен	UPAL1	UPI1 address register (lower)	R/W	R/W		XXXXXXXXB
00005Fн	UPAH1	UPI1 address register (upper)	R/W	R/W		XXXXXXXXB
000060н	UPAL2	UPI2 address register (lower)	R/W	R/W		XXXXXXXXB
000061н	UPAH2	UPI2 address register (upper)	R/W	R/W		XXXXXXXXB
000062н	UPAL3	UPI3 address register (lower)	R/W	R/W		XXXXXXXXB
000063н	UPAH3	UPI3 address register (upper)	R/W	R/W		XXXXXXXXB
000064н	UPCL	UPI control register (lower)	R/W	R/W		00000000В
000065н	UPCH	UPI control register (upper)	R/W	R/W		-000-000в
000066н	UPDI0/ UPDO0	UPI0 data input register / data output register	R/W	R/W		XXXXXXXX
000067н	UPS0	UPI0 status register	R/W	R/W	LPC interface	00000000в
000068н	UPDI1/ UPDO1	UPI1 data input register / data output register	R/W	R/W		XXXXXXXX
000069н	UPS1	UPI1 status register	R/W	R/W		00000000в
00006Ан	UPDI2/ UPDO2	UPI2 data input register / data output register	R/W	R/W		XXXXXXXX
00006Вн	UPS2	UPI2 status register	R/W	R/W		0000000В
00006Сн	UPDI3/ UPDO3	UPI3 data input register / data output register	R/W	R/W		XXXXXXXXB
00006Dн	UPS3	UPI3 status register	R/W	R/W		0000000В
00006Ен	LCR	LPC control register	R/W	R/W		000в
00006Fн	ROMM	ROM mirroring function selection register	W	W	ROM mirroring function	1в
000070н	TMCSRL1	Timer control status register CH1 (lower)	R/W	R/W		0000000В
000071н	TMCSRH1	Timer control status register CH1 (upper)	R/W	R/W	16-bit reload timer (CH1)	0000в
000072н	TMR1/	16-bit timer/reload register CH1	-	R/W		XXXXXXXX
000073н	TMRD1	10-bit timer/reload register CH1	-	R/W		XXXXXXXX
000074н	TMCSRL2	Timer control status register CH2 (lower)	R/W	R/W		00000000в
000075н	TMCSRH2	Timer control status register CH2 (upper)	R/W	R/W	16-bit reload timer (CH2)	0000в
000076н	TMR2/	16-bit timer/reload register CH2	-	R/W		XXXXXXXX
000077н	TMRD2	10-bit timer/reload register CH2	-	R/W		XXXXXXX

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
000078н	TMCSRL3	Timer control status register CH3 (lower)	R/W	R/W		00000000в
000079н	TMCSRH3	Timer control status register CH3 (upper)	R/W	R/W	16-bit reload timer (CH3)	0000в
00007Ан	TMD2/TMDD2	16 hit times/relead register CH2	-	R/W		XXXXXXX
00007Вн	TMR3/TMRD3	16-bit timer/reload register CH3	-	R/W		XXXXXXX
00007Сн	TMCSRL4	Timer control status register CH4 (lower)	R/W	R/W		00000000в
00007Dн	TMCSRH4	Timer control status register CH4 (upper)	R/W	R/W	16-bit reload timer (CH4)	0000в
00007Ен	TMR4/TMRD4	16 bit timer/relead register CH4	-	R/W		XXXXXXX
00007Fн	- TWR4/TWRD4	16-bit timer/reload register CH4	-	R/W		XXXXXXX
000080н	IBCRL	I ² C bus control register (lower)	R/W	R/W		0000в
000081н	IBCRH	I ² C bus control register (upper)	R/W	R/W		0000000E
000082н	IBSRL	I ² C bus status register (lower)	R	R		0000000E
000083н	IBSRH	I ² C bus status register (upper)	R/W	R/W		000000B
000084н	IDAR	I ² C data register	R/W	R/W		XXXXXXX
000085н	IADR	I ² C address register	R/W	R/W		-XXXXXXX
000086н	ICCR	I ² C clock control register	R/W	R/W	- I ² C	0-000000e
000087н	ITCR	I ² C timeout control register	R/W	R/W		-0-00000в
000088н	ITOC	I ² C timeout clock register	R/W	R/W		00000000
000089н	ITOD	I ² C timeout data register	R/W	R/W		00000000
00008Ан	ISTO	I ² C slave timeout register	R/W	R/W		00000000
00008Вн	IMTO	I ² C master timeout register	R/W	R/W		00000000
00008Сн	RDR0	Port 0 pull-up resistor setting register	R/W	R/W	Port 0	0000000e
00008Dн	RDR1	Port 1 pull-up resistor setting register	R/W	R/W	Port 1	0000000e
00008Ен	RDR2	Port 2 pull-up resistor setting register	R/W	R/W	Port 2	00000000
00008Fн	RDR3	Port 3 pull-up resistor setting register	R/W	R/W	Port 3	0000000
000090н ~ 9Dн		Pro	phibited area			
00009Ен	PACSR	Program address detect control status register	R/W	R/W	Address match detection	00000000
00009Fн	DIRR	Delayed interrupt cause / clear register	R/W	R/W	Delayed interrupt	Ов

ntinued)	_					
Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
0000А0н	LPMCR	Low-power consumption mode register	R/W	R/W	Low-power consumption	00011000в
0000А1н	CKSCR	Clock selection register	R/W	R/W	control register	11111100в
0000A2н ~ A3н		Prol	hibited area			
0000А4н	CKMC	Clock modulation control register	R/W	R/W	Clock modulation	Ов
0000А5н ~ А7н		Prol	hibited area	l		
0000А8н	WDTC	Watchdog control register	R/W	R/W	Watchdog timer	X-XXX111 _B
0000А9н	TBTC	Timebase timer control register	R/W	R/W	Timebase timer	100100в
0000ААн	WTC	Watch timer control register	R/W	R/W	Watch timer	10001000в
0000АВн		Pro	hibited area			
0000АСн	EICR	Wake-up interrupt control register	R/W	R/W	Wake-up	0000000в
0000АДн	EIFR	Wake-up interrupt flag register	R/W	R/W	interrupt	Ов
0000АЕн	FMCS	Flash memory control status register	R/W	R/W	Flash memory interface circuit	00010000в
0000АFн		Pro	hibited area			
0000В0н	ICR00	Interrupt control register 00	R/W	R/W		00000111в
0000В1н	ICR01	Interrupt control register 01	R/W	R/W		00000111в
0000В2н	ICR02	Interrupt control register 02	R/W	R/W		00000111в
0000ВЗн	ICR03	Interrupt control register 03	R/W	R/W		00000111в
0000В4н	ICR04	Interrupt control register 04	R/W	R/W		00000111в
0000В5н	ICR05	Interrupt control register 05	R/W	R/W		00000111в
0000В6н	ICR06	Interrupt control register 06	R/W	R/W		00000111в
0000В7н	ICR07	Interrupt control register 07	R/W	R/W	Interrupt	00000111в
0000В8н	ICR08	Interrupt control register 08	R/W	R/W	controller	00000111в
0000В9н	ICR09	Interrupt control register 09	R/W	R/W		00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W	R/W		00000111в
0000ВВн	ICR11	Interrupt control register 11	R/W	R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W	R/W		00000111в
0000ВDн	ICR13	Interrupt control register 13	R/W	R/W		00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W	R/W		00000111в
0000ВFн	ICR15	Interrupt control register 15	R/W	R/W		00000111в

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
0000С0н	MBCRL	MI ² C bus control register (lower)	R/W	R/W		0000в
0000С1н	MBCRH	MI ² C bus control register (upper)	R/W	R/W		00000000в
0000С2н	MBSRL	MI ² C bus status register (lower)	R	R		00000000в
0000СЗн	MBSRH	MI ² C bus status register (upper)	R/W	R/W		000000в
0000С4н	MDAR	MI ² C data register	R/W	R/W		XXXXXXXX
0000С5н	MALR	MI ² C alert register	R/W	R/W		0000в
0000С6н	MADR1	MI ² C address register 1	R/W	R/W		-XXXXXXXB
0000С7н	MADR2	MI ² C address register 2	R/W	R/W		-XXXXXXXB
0000С8н	MADR3	MI ² C address register 3	R/W	R/W	MI ² C	-XXXXXXXB
0000С9н	MADR4	MI ² C address register 4	R/W	R/W	IVII-C	-XXXXXXXB
0000САн	MADR5	MI ² C address register 5	R/W	R/W		-XXXXXXXB
0000СВн	MADR6	MI ² C address register 6	R/W	R/W		-XXXXXXXB
0000ССн	MCCR	MI ² C clock control register	R/W	R/W		0-000000в
0000СDн	MTCR	MI ² C timeout control register	R/W	R/W		-0-00000в
0000СЕн	MTOC	MI ² C timeout clock register	R/W	R/W		00000000в
0000СFн	MTOD	MI ² C timeout data register	R/W	R/W		00000000в
0000D0н	MSTO	MI ² C slave timeout register	R/W	R/W		00000000в
0000D1н	ММТО	MI ² C master timeout register	R/W	R/W		00000000в
0000D2н	SMR2	Serial mode register 2	R/W	R/W		00000-00в
0000Д3н	SCR2	Serial control register 2	R/W	R/W		00000100в
0000Д4н	SIDR2/ SODR2	Input data register 2 / output data register 2	R/W	R/W	UART2	XXXXXXXXB
0000D5н	SSR2	Status register 2	R/W	R/W		00001000в
0000D6н	M2CR2	Mode 2 control register 2	R/W	R/W		1000в
0000D7н	CDCR2	Clock division control register 2	R/W	R/W	Communication prescaler 2	000000в

inued)	1		1		1	
Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
0000D8н	COCRL	Comparator control register (lower)	R/W	R/W		000000в
0000D9н	COCRH	Comparator control register (upper)	R/W	R/W		00011111в
0000Дн	COSRL1	Comparator status register 1 (lower)	R/W	R/W		0000000В
0000ДВн	COSRH1	Comparator status register 1 (upper)	R/W	R/W		000000в
0000DСн	CICRL	Comparator interrupt control register (lower)	R/W	R/W	Voltage comparator	0000000В
0000DDн	CICRH	Comparator interrupt control register (upper)	R/W	R/W		000000в
0000ДЕн	COSRL2	Comparator status register 2 (lower)	R	R	-	XXXXXXXX
0000DFн	COSRH2	Comparator status register 2 (upper)	R	R		XXXXXXB
0000Е0н	CIER	Comparator input enable register	R/W	R/W		11111в
0000Е1н	BDR	Bit data register	R/W	R/W		XXXX _B
0000Е2н	BRRL	Bit result register (lower)	R	R	Bit decoder	XXXXXXXX
0000ЕЗн	BRRH	Bit result register (upper)	R	R		XXXXXXXX
0000Е4н	SMR3	Serial mode register 3	R/W	R/W		00000-00в
0000Е5н	SCR3	Serial control register 3	R/W	R/W		00000100в
0000Е6н	SIDR3 / SODR3	Input data register 3 / output data register 3	R/W	R/W	UART3	XXXXXXXXB
0000Е7н	SSR3	Status register 3	R/W	R/W		00001000в
0000Е8н	M2CR3	Mode 2 control register 3	R/W	R/W		1000в
0000Е9н	CDCR3	Clock division control register 3	R/W	R/W	Communication prescaler 3	000000в
0000ЕАн	PDL3	Port 3 data latch register	R/W	R/W	Port 3 data latch	0000000в
0000EBн ~ EDн		Pro	hibited area		,	
0000ЕЕн	LCRL	LCD control register 0	R/W	R/W		00010000в
0000ЕГн	LCRH	LCD control register 1	R/W	R/W	LCD controller /	0000000в
0000F0н ~ F4н	VRAM	LCD display RAM	R/W	-	driver	XXXXXXXXB
0000F5н ~ F7н		Pro	hibited area	1		
0000F8н ~ FFн		Ex	ternal area			

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
001FF0н		Program address detection register 0	R/W	R/W		XXXXXXX
001FF1н	PADR0	Program address detection register 1	R/W	R/W		XXXXXXXXB
001FF2н		Program address detection register 2	R/W	R/W	Address match	XXXXXXXXB
001FF3н		Program address detection register 3	R/W	R/W	detection	XXXXXXXXB
001FF4н	PADR1	Program address detection register 4	R/W	R/W		XXXXXXX
001FF5н		Program address detection register 5	R/W	R/W		XXXXXXXXB

ntinued)	1	<u> </u>	1	1	1	
Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
003FС0н	UDRL0	UP data register 0 (lower)	R/W	R/W		XXXXXXXXB
003FC1н	UDRH0	UP data register 0 (upper)	R/W	R/W		XXXXXXXXB
003FC2н	UDRL1	UP data register 1 (lower)	R/W	R/W		XXXXXXXXB
003FС3н	UDRH1	UP data register 1 (upper)	R/W	R/W		XXXXXXXXB
003FC4н	UDRL2	UP data register 2 (lower)	R/W	R/W		XXXXXXXXB
003FС5н	UDRH2	UP data register 2 (upper)	R/W	R/W		XXXXXXXX
003FC6н	UDRL3	UP data register 3 (lower)	R/W	R/W		XXXXXXXX
003FС7н	UDRH3	UP data register 3 (upper)	R/W	R/W		XXXXXXXX
003FC8н	UDRL4	UP data register 4 (lower)	R/W	R/W		XXXXXXXX
003FС9н	UDRH4	UP data register 4 (upper)	R/W	R/W		XXXXXXXX
003FCАн	UDRL5	UP data register 5 (lower)	R/W	R/W		XXXXXXXXB
003ГСВн	UDRH5	UP data register 5 (upper)	R/W	R/W		XXXXXXXX
003ГССн	UDRL6	UP data register 6 (lower)	R/W	R/W		XXXXXXXX
003FCDн	UDRH6	UP data register 6 (upper)	R/W	R/W		XXXXXXXXB
003FCЕн	UDRL7	UP data register 7 (lower)	R/W	R/W		XXXXXXXX
003FCFн	UDRH7	UP data register 7 (upper)	R/W	R/W		XXXXXXXXB
003FD0н	UDRL8	UP data register 8 (lower)	R/W	R/W		XXXXXXXX
003FD1н	UDRH8	UP data register 8 (upper)	R/W	R/W	LPC data buffer	XXXXXXXX
003FD2н	UDRL9	UP data register 9 (lower)	R/W	R/W	array	XXXXXXXXB
003FD3н	UDRH9	UP data register 9 (upper)	R/W	R/W		XXXXXXXXB
003FD4н	UDRLA	UP data register A (lower)	R/W	R/W		XXXXXXXXB
003FD5н	UDRHA	UP data register A (upper)	R/W	R/W		XXXXXXXX
003FD6н	UDRLB	UP data register B (lower)	R/W	R/W		XXXXXXXX
003FD7н	UDRHB	UP data register B (upper)	R/W	R/W		XXXXXXXX
003FD8н	UDRLC	UP data register C (lower)	R/W	R/W		XXXXXXXXB
003FD9н	UDRHC	UP data register C (upper)	R/W	R/W		XXXXXXXX
003FDAн	UDRLD	UP data register D (lower)	R/W	R/W		XXXXXXXXB
003FDBн	UDRHD	UP data register D (upper)	R/W	R/W		XXXXXXXXB
003FDCн	UDRLE	UP data register E (lower)	R/W	R/W		XXXXXXXX
003FDDн	UDRHE	UP data register E (upper)	R/W	R/W		XXXXXXXX
003FDEн	UDRLF	UP data register F (lower)	R/W	R/W		XXXXXXXX
003FDFн	UDRHF	UP data register F (upper)	R/W	R/W		XXXXXXXX
003FE0н	DNDL0	DOWN data register 0 (lower)	R	R		XXXXXXXX
003FE1н	DNDH0	DOWN data register 0 (upper)	R	R		XXXXXXXX
003FE2н	DNDL1	DOWN data register 1 (lower)	R	R		XXXXXXXX
003FE3н	DNDH1	DOWN data register 1 (upper)	R	R		XXXXXXXX

(Continued)

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
003FE4н	DNDL2	DOWN data register 2 (lower)	R	R		XXXXXXXX
003FE5н	DNDH2	DOWN data register 2 (upper)	R	R		XXXXXXXX
003FE6н	DNDL3	DOWN data register 3 (lower)	R	R	LPC data buffer array	XXXXXXXX
003FE7н	DNDH3	DOWN data register 3 (upper)	R	R		XXXXXXXX
003FE8н	DNDL4	DOWN data register 4 (lower)	R	R		XXXXXXXX
003FE9н	DNDH4	DOWN data register 4 (upper)	R	R		XXXXXXXX
003FEAн	DNDL5	DOWN data register 5 (lower)	R	R		XXXXXXXX
003FEBн	DNDH5	DOWN data register 5 (upper)	R	R		XXXXXXXX
003FECн	DNDL6	DOWN data register 6 (lower)	R	R		XXXXXXXX
003FEDн	DNDH6	DOWN data register 6 (upper)	R	R		XXXXXXXX
003FEEн	DNDL7	DOWN data register 7 (lower)	R	R		XXXXXXXX
003FEFн	DNDH7	DOWN data register 7 (upper)	R	R		XXXXXXXX
003FF0н	DBAAL	Data buffer array address register (lower)	R/W	R/W		XXXXXXXX
003FF1н	DBAAH	Data buffer array address register (upper)	, I R/W I R/W			XXXXXXXX
003FF2н ~ 003FFFн		P	rohibited area	ı	1	I

Meaning of abbreviations used for reading and writing

R/W: Read and write enabled

R: Read-only W: Write-only

Explanation of initial values

0: The bit is initialized to 0.

1: The bit is initialized to 1.

X: The initial value of the bit is undefined.

-: The bit is not used. Its initial value is undefined.

● Instruction using IO addressing e.g. MOV A, io, is not supported for registers area 003FC0_H to 003FFF_H.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El ² OS	Ir	nterrup	t vector	Interr	Priority *2	
•	support	Number		Address	ICR		Address
Reset		#08	08н	FFFFDCH	-	-	High
INT9 instruction	Х	#09	09н	FFFFD8 _H	-	-	٦ ,
Exception processing	Х	#10	0Ан	FFFFD4 _H	-	-	7 /\
A/D converter conversion termination	0	#11	0Вн	FFFFD0 _H	10000	0000B0н*1	
Timebase timer	Δ	#12	0Сн	FFFFCC _H	ICR00		
UPI0 IBF / LPC reset	Δ	#13	0Дн	FFFFC8 _H	10004	0000В1н*1	7
UPI1 IBF	Δ	#14	0Ен	FFFFC4 _H	ICR01		
UPI2 IBF	Δ	#15	0Fн	FFFFC0 _H	10000	0000B2н*1	
UPI3 IBF	Δ	#16	10н	FFFFBC⊦	ICR02		
DTP/ext. interrupt channels 0/1 detection	0	#17	11н	FFFFB8 _H	10000	0000ВЗн*1	
DTP/ext. interrupt channels 2/3 detection	0	#18	12н	FFFFB4 _H	ICR03		
DTP/ext. interrupt channels 4/5 detection	0	#19	13н	FFFFB0 _H	10004	0000В4н*1	1
Wake-up interrupt detection	Δ	#20	14н	FFFFACH	ICR04		
UPI0/1/2/3 OBE	Δ	#21	15н	FFFFA8 _H	ICR05	0000B5н ^{*2}	
16-bit PPG timer 1	0	#22	16н	FFFFA4 _H			
PS/2 interface 0/1	Δ	#23	17н	FFFFA0 _H	IODac	0000В6н*1	
PS/2 interface 2	Δ	#24	18н	FFFF9C _H	ICR06		
Watch timer	Δ	#25	19н	FFFF98⊦	ICD07	0000В7н*1	1
I ² C transfer complete / bus error	Δ	#26	1Ан	FFFF94⊦	ICR07		
16-bit PPG timer 2/3	0	#27	1Вн	FFFF90⊦	IODOO	0000B8н*1	1
Voltage comparator 1	Δ	#28	1Сн	FFFF8C _H	ICR08		
MI ² C transfer complete / bus error	Δ	#29	1Dн	FFFF88⊦	IODOO	0000В9н*1	1
Voltage comparator 2	Δ	#30	1Ен	FFFF84⊦ı	ICR09		
I ² C timeout / standby wake-up	Δ	#31	1Fн	FFFF80 _H	ICD40	0000BAн*1	
16-bit reload timer 1/2 underflow	0	#32	20н	FFFF7C _H	ICR10		
MI ² C timeout / standby wake-up	Δ	#33	21н	FFFF78⊦	10044	0000BBн*1	
16-bit reload timer 3/4 underflow	0	#34	22н	FFFF74 _H	ICR11		
UART1 receive	0	#35	23н	FFFF70 _H	10040	0000BC _H *1	
UART1 send	Δ	#36	24н	FFFF6C _H	ICR12		
UART2 receive	0	#37	25н	FFFF68 _H	ICD40	0000BD _H *1]
UART2 send	Δ	#38	26н	FFFF64⊦	ICR13		
UART3 receive	0	#39	27н	FFFF60 _H	ICD44	000000 *4	
UART3 send	Δ	#40	28н	FFFF5C _H	ICR14	0000ВЕн*1	
Flash memory status	Δ	#41	29н	FFFF58 _H	ICR15	0000BFn*1	7 Ψ
Delayed interrupt generator module	Δ	#42	2Ан	FFFF54 _H	ICK 15		Low

- O: Can be used and interrupt request flag is cleared by El²OS interrupt clear signal.
- X: Cannot be used.
- $\odot : \; \mbox{Can be used and support the EI2OS stop request.}$
- Δ : Can be used.

- *1: For peripheral functions that share the ICR register, the interrupt level will be the same.
 - If the extended intelligent I/O service is to be used with a peripheral function that shares the ICR register with another peripheral function, the service can be started by either of the function. And if El²OS clear is supported, both interrupt request flags for the two interrupt causes are cleared by El²OS interrupt clear signal. It is recommended to mask either of the interrupt request during the use of El²OS.
 - El²OS service cannot be started multiple times simultaneously. Interrupt other than the operating interrupt is masked during El²OS operation. It is recommended to mask either of the interrupt requests during the use of El²OS.
- *2: This priority is applied when interrupts of the same level occur simultaneously.

■ PERIPHERAL RESOURCES

1. Low-power Consumption Control Circuit

The MB90370 series has the following CPU operating mode selected by the configuration of an operating clock and clock operation control.

Clock Mode

· PLL clock mode

In this mode, a PLL clock that is a multiple of the oscillation clock (HCLK) is used to operate the CPU and peripheral functions.

· Main clock mode

In this mode, the main clock, with the oscillation clock (HCLK) frequency divided by 2 is used to operate the CPU and peripheral functions. In the main clock mode, the PLL multiplier circuit is inactive.

· Sub-clock mode

In this mode, the sub-clock, with the sub-clock (SCLK) frequency divided by 4 is used to operate the CPU and peripheral functions. In the sub-clock mode, the main clock and PLL multiplier circuit are inactive.

Reference

For the clock mode, see Section 4.4 "Clock Mode" of the MB90370 series H/W manual.

CPU Intermittent Operating Mode

In this mode, the CPU is operated intermittently while high-speed clock pluses are supplied to peripheral functions, thereby reducing power consumption. In this mode, intermittent clock pulses are supplied only to the CPU while it is accessing a register, internal memory, peripheral function, or external unit.

Standby Mode

In this mode, the low-power consumption control circuit stops supplying the clock to the CPU (sleep mode) or the CPU and peripheral functions (timebase timer mode) or stops the oscillation clock itself (stop mode), thereby reducing power consumption.

· PLL sleep mode

The PLL sleep mode is activated to stop the CPU operating clock in the PLL clock mode. Components excluding the CPU operate on the PLL clock.

· Main sleep mode

The main sleep mode is activated to stop the CPU operating clock in the main clock mode. Components excluding the CPU operate on the main clock.

· Sub-sleep mode

The sub-sleep mode is activated to stop the CPU operating clock in the sub-clock mode. Components excluding the CPU operate on the divided-by-four sub-clock.

Timebase timer mode

The timebase timer mode causes the operation of functions, excluding the oscillation clock, timebase timer, and watch timer, to stop. All functions other than the timebase timer and watch timer are inactivated.

· Watch mode and main watch mode

The watch mode and main watch mode operates the watch timer only. The sub-clock operates but the main clock and PLL multiplier circuit stop.

· Stop mode

The stop mode causes the oscillation to stop. All functions are inactivated.


Note

Because the stop mode turns the oscillation clock off, data can be retained by the lowest power consumption.

(1) Register configuration

Clock Selection Register	15	14	13	12	11	10	9	8 <=	Bit number	
Address: 0000A1H	SCM	MCM	WS1	WS0	scs	MCS	CS1	CS0	CKSCR	
Read/write ⇔ Initial value ⇒	1.	R 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 0		
Lower Power Consumption Mode Control Register										
_	7	6	5	4	3	2	1	0 <=	Bit number	
Address: 0000A0H	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	LPMCR	
Read/write		W 0	R/W 0	W 1	W 1	R/W 0	R/W 0	R/W 0		

(2) Block diagram



2. I/O Ports

(1) Outline of I/O ports

Each I/O port outputs data from the CPU to the I/O pins or inputs signals from the I/O pins to the CPU as directed by the port data register (PDR). Each CMOS I/O port can also designate the direction of a data flow (input or output) at the I/O pins in bit units using the port data direction register (DDR). Or N-channel open-drain port can designate the direction of a data flow (input or output) at the I/O pins in bit units using the port data register (PDR). The function of each port and the resources using it are described below:

Port 0 : General-purpose I/O port/resource (Key-on wake-up interrupt)

Port 1 : General-purpose I/O portPort 2 : General-purpose I/O port

Port 3 : General-purpose I/O port/resource (A/D converter external trigger)
 Port 4 : General-purpose I/O port/resource (PS/2 interface / serial IRQ controller)

Port 5 : General-purpose I/O port/resource (LPC interface)
 Port 6 : General-purpose I/O port/resource (DTP / UART1)

Port 7 : General-purpose I/O port/resource (UART1 / UART2 / UART3 / PPG1)

Port 8 : General-purpose I/O port/resource (Multi-address I²C)
 Port 9 : General-purpose I/O port/resource (I²C / Multi-address I²C)

Port A : General-purpose I/O port/resource (Comparator)
 Port B : General-purpose I/O port/resource (Comparator)

• Port C : General-purpose I/O port/resource (Comparator / A/D converter)

Port D : General-purpose I/O port/resource (A/D converter / D/A converter / PPG2 / PPG3)

Port E : General-purpose I/O port/resource (Reload timer1 ~ 4 / LCD controller)

• Port F : General-purpose I/O port/resource (LCD controller)

(2) Register configuration

Register	Read/Write	Address	Initial value
Port 0 data register (PDR0)	R/W	000000н	XXXXXXXXB
Port 1 data register (PDR1)	R/W	000001н	XXXXXXXX
Port 2 data register (PDR2)	R/W	000002н	XXXXXXXXB
Port 3 data register (PDR3)	R/W	000003н	XXXXXXXXB
Port 4 data register (PDR4)	R/W	000004н	Х1111111в
Port 5 data register (PDR5)	R/W	000005н	XXXXXXXXB
Port 6 data register (PDR6)	R/W	000006н	XXXXXXXX
Port 7 data register (PDR7)	R/W	000007н	XXXXXXXX
Port 8 data register (PDR8)	R/W	000008н	111в
Port 9 data register (PDR9)	R/W	000009н	111111в
Port A data register (PDRA)	R/W	00000Ан	-XXXXXXXB
Port B data register (PDRB)	R/W	00000Вн	XXXXXXXX
Port C data register (PDRC)	R/W	00000Сн	XXXXXXXX
Port D data register (PDRD)	R/W	00000Дн	XXXXXXXX
Port E data register (PDRE)	R/W	00000Ен	XXXXXXXX
Port F data register (PDRF)	R/W	00000Fн	XXXXXXXX
Port 0 data direction register (DDR0)	R/W	000010н	0000000в


Register	Read/Write	Address	Initial value
Port 1 data direction register (DDR1)	R/W	000011н	00000000в
Port 2 data direction register (DDR2)	R/W	000012н	00000000в
Port 3 data direction register (DDR3)	R/W	000013н	0000000в
Port 4 data direction register (DDR4)	R/W	000014н	0в
Port 5 data direction register (DDR5)	R/W	000015н	00000000в
Port 6 data direction register (DDR6)	R/W	000016н	00000000в
Port 7 data direction register (DDR7)	R/W	000017н	0000000в
Port A data direction register (DDRA)	R/W	00001Ан	-000000в
Port B data direction register (DDRB)	R/W	00001Вн	0000000В
Port C data direction register (DDRC)	R/W	00001Сн	0000000В
Port D data direction register (DDRD)	R/W	00001Dн	0000000В
Port E data direction register (DDRE)	R/W	00001Ен	0000000в
Port F data direction register (DDRF)	R/W	00001Fн	00000000в
Analog data input enable register (ADER1)	R/W	00002Ан	11111111в
Analog data input enable register (ADER2)	R/W	00002Вн	1111в
Comparator input enable register (CIER)	R/W	0000Е0н	11111в
LCD control register 1 (LCRH)	R/W	0000ЕГн	0000000в
Port 0 pull-up resistor setting register (RDR0)	R/W	00008Сн	0000000в
Port 1 pull-up resistor setting register (RDR1)	R/W	00008Dн	0000000в
Port 2 pull-up resistor setting register (RDR2)	R/W	00008Ен	00000000в
Port 3 pull-up resistor setting register (RDR3)	R/W	00008Fн	0000000в
Port 3 data latch register (PDL3)	R/W	0000ЕАн	0000000В

R/W: Read/write enabled


R : Read-onlyX : Undefined- : Not used

(3) Block diagram of I/O ports


• Block diagram of port 0 pins




• Block diagram of port 1 pins




• Block diagram of port 2 pins




• Block diagram of port 3 pins




• Block diagram of port 47 pin




• Block diagram of port 46 pin




• Block diagram of port 45 ~ 40 pins




• Block diagram of port 5 pins




· Block diagram of port 6 pins




· Block diagram of port 7 pins




• Block diagram of port 8 pins




• Block diagram of port 9 pins




· Block diagram of port A pins




· Block diagram of port B pins




• Block diagram of port C7 ~ C3 pins




• Block diagram of port C2 ~ C0 pins




• Block diagram of port D7 ~ D6 pins




• Block diagram of port D5 ~ D4 pins




• Block diagram of port D3 ~ D0 pins




· Block diagram of port E pins



• Block diagram of port F7 ~ F5 pins



• Block diagram of port F4 ~ F0 pins



3. Timebase timer

The timebase timer is an 18-bit free-running counter (timebase counter) that counts up in synchronization with the internal count clock (one-half of the source oscillation).

Features of timebase timer:


- · Interrupt generated when counter overflow
- El2OS supported
- Interval timer function :

An interrupt generated at four different time intervals


· Clock supply function:

Four different clock can be selected as watchdog timer's count clock Supply clock for oscillation stabilization

(1) Register configuration



(2) Block diagram of timebase timer




4. Watchdog timer


The watchdog timer is a 2-bit counter that uses the timebase timer's supply clock as the count clock. After activation, if the watchdog timer is not cleared within a given period, the CPU will be reset.

Features of watchdog timer:
 Reset CPU at four different time intervals
 Status bits to indicate the reset causes

(1) Register configuration of watchdog timer



(2) Block diagram of watchdog timer




5. Watch timer

The watch timer is a 15-bit timer that uses sub-clocks and can generate an interval interrupt. It can also be used as the watchdog timer clock source and sub-clock oscillation wait time.


Features of the watch timer:

- · Provides the watchdog timer clock source
- Sub-clock oscillation stabilization wait timer function
- · Interval timer function that generates interrupts in a given cycle

(1) Register configuration of watch timer



(2) Block diagram of watch timer



6. 16-bit PPG timer (x 3)


The 16-bit PPG (Programmable Pulse Generator) timer consists of a 16-bit down counter, prescaler, 16-bit period setting register, 16-bit duty setting register, 16-bit control register and a PPG output pin.


Features of 16-bit PPG timer:

- 8 types of counter operation clock (φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128) can be selected (φ is the machine clock)
- An interrupt is generated when there is a trigger or an counter borrow or when PPG rising (normal polarity) / PPG falling (inverted polarity)
- · PPG output operation

The 16-bit PPG timer can output pulse waveforms with variable period and duty ratio. Also, it can be used as D/A converter in conjunction with an external circuit.


(1) Register configuration of PPG timer





Note: Registers PDCR1 ~ 3, PCSR1 ~ 3 and PDUT1 ~ 3 are word access only

(2) Block diagram of PPG timer



7. 16-bit reload timer (x 4)

The 16-bit reload timer provides two operating mode, internal clock mode and event count mode. In each operating mode, the 16-bit down counter can be reloaded (reload mode) or stopped when underflow (one-shot mode).

Output pins TO1 ~ TO4 are able to output different waveform according to the counter operating mode. TO1 ~ TO4 toggles when counter underflow if counter is operated as reload mode. TO1 ~ TO4 output specified level ("H" or "L") when counter is counting if the counter is in one-shot mode.

Features of the 16-bit reload timer:

- · Interrupt generated when timer underflow
- El2OS supported
- Internal clock operating mode :

Three internal count clocks can be selected

Counter can be activated by software or external trigger (signal at TIN1 ~ TIN4 pin)


Counter can be reloaded or stopped when underflow after activated

· Event count operating mode :


Counter counts down by one when specified edge at TIN1 ~ TIN4 pin

Counter can be reloaded or stopped when underflow

(1) Register configuration of reload timer



(2) Block diagram of reload timer



8. I2C


The I²C (Inter IC Bus) interface is a simple structure bidirectional bus consisting of two wires: a serial data line (SDA) and a serial clock line (SCL). Among the devices connected with these two wires, information is transmitted to one another. By recognizing the unique address of each device, it can operate as a transmitting or receiving device in accordance with the function of each device. Among these devices, the master/slave relation is established.

The I²C interface can connect two or more devices to the bus provided the upper limit of the bus capacitance does not exceed 400 pF. It is a full-fledged multi-master bus equipped with collision detection and communication adjustment procedures designed to avoid the destruction of data if two or more masters attempt to start data transfer simultaneously.

The communication adjustment procedure permits only one master to control the bus when two or more masters attempt to control the bus so that messages are not lost or the contents of messages are not changed. Multimaster means that multiple masters attempt to control the bus simultaneously without losing messages.

This I2C interface includes MCU standby mode wake-up function, and a CRC-8 calculator that performs automatic Packet Error Code (PEC) generation and verification.

(1) Register configuration of I2C




(Continued)

(Continued)

ontinued)									
I ² C Address Register									
-	15	14	13	12	11	10	9	8	<□ Bit number
Address: 000085 _H		A6	A5	A4	АЗ	A2	A1	A0	IADR
Read/write ⊏> Initial value ⊏>		R/W X							
I ² C Clock Control Register									
_	7	6	5	4	3	2	1	0	⇔ Bit number ⇒
Address: 000086н	DMBP		EN	CS4	CS3	CS2	CS1	CS0	ICCR
Read/write ⇨ Initial value ⇨	1 (/ V V	-	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	_
I ² C Timeout Control Regis	ster								
	15	14	13	12	11	10	9	8 <	☐ Bit number
Address: 000087 _H		AAC		TOE	EXT	TS2	TS1	TS0	ITCR
Read/write i Initial value i	-	R/W 0	-	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	_
I ² C Timeout Clock Registe	er								
_	7	6	5	4	3	2	1	0 <	Bit number
Address: 000088H	C7	C6	C5	C4	C3	C2	C1	C0	ITOC
Read/write t Initial value t	,	R/W 0							
I ² C Timeout Data Registe	r								
	15	14	13	12	11	10	9	8 <	⊐ Bit number
Address: 000089н	D7	D6	D5	D4	D3	D2	D1	D0	ITOD
Read/write ⊏ Initial value ⊏		R/W 0	_						
I ² C Slave Timeout Registe	er								
	7	6	5	4	3	2	1	0 <	□ Bit number
Address: 00008AH	S6	S6	S5	S4	S3	S2	S1	S0	ISTO
Read/write r Initial value r	1 (/ V V	R/W 0							
I ² C Master Timeout Regis	ster								
	15	14	13	12	11	10	9	8 <	⊐ Bit number
Address: 00008B _H	M7	M6	M5	M4	М3	M2	M1	МО	IMTO
Read/write ⊏ Initial value ⊏		R/W 0	_						

(2) Block diagram of I2C



9. MI²C

The Multi-address I²C (Inter IC Bus) interface is a simple structure bidirectional bus consisting of two wires: a serial data line (SDA) and a serial clock line (SCL). Among the devices connected with these two wires, information is transmitted to one another. By recognizing the unique address of each device, it can operate as a transmitting or receiving device in accordance with the function of each device. Among these devices, the master/ slave relation is established.

The Multi-address I²C interface can connect two or more devices to the bus provided the upper limit of the bus capacitance does not exceed 400 pF. It is a full-fledged multi-master bus equipped with collision detection and communication adjustment procedures designed to avoid the destruction of data if two or more masters attempt to start data transfer simultaneously. This macro provides 6 addresses to implement the multi-address function.

The communication adjustment procedure permits only one master to control the bus when two or more masters attempt to control the bus so that messages are not lost or the contents of messages are not changed. Multi-master means that multiple masters attempt to control the bus simultaneously without losing messages.

This Multi-address I²C interface includes MCU standby mode wake-up function, and a CRC-8 calculator that performs automatic Packet Error Code (PEC) generation and verification.

(1) Register configuration of MI²C

	7	6	5	4	3	2	1	0	<□ Bit number
Address: 0000C0 _H					RES	PECE	LBT	WUE	MBCRL
Read/write ⊏ Initial value ⊏	_	-	- -	- -	R/W 0	R/W 0	R/W 0	R/W 0	_
Multi-address I ² C Bus Con	trol Regi	ster (Upp	er)						
	15	14	13	12	11	10	9	8	<□ Bit number
Address: 0000C1H	BER	BEIE	scc	MSS	ACK	GCAA	INTE	INT	MBCRH
Read/write ⊏ Initial value ⊏	1 (/ V V	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Multi-address I ² C Bus Stati	us Regis	ter (Lowe	er)						
<u>-</u>	7	6	5	4	3	2	1	0	Sit number
Address: 0000С2н	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	MBSRL
Read/write □ Initial value □		R 0	R 0	R 0	R 0	R 0	R 0	R 0	
Multi-address I ² C Bus Stat	us Regis	ter (Uppe	er)						
	15	14	13	12	11	10	9	8	<□ Bit number
Address: 0000C3H			PMATCH	WUF	TDR	TCR	MTR	STR	MBSRH
Read/write ⊏ Initial value ⊏	-	- -	R 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Multi-address I ² C Data Reg	gister								
_	7	6	5	4	3	2	1	0	⇔ Bit number ¬
Address: 0000C4H	D7	D6	D5	D4	D3	D2	D1	D0	MDAR
Read/write 🛱	> R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	=


(Continued)

(Continued) Multi-address I2C Alert Register Bit number 14 13 12 11 10 8 Address: 0000C5H ARAE ARO ARF AEN MALR Read/write ⇒ R/W R/W R/W R/W Initial value ⇒ 0 0 0 0 Multi-address I²C Address Register 1/3/5 Bit number Address ch1: 0000C6H MADR1/3/5 Address ch3: 0000C8H A6 Α5 A4 АЗ Α2 Α1 A0 Address ch5: 0000CAH R/W Read/write ⊏> R/W R/W R/W R/W R/W R/W Х Х Χ Χ Χ Χ Х Multi-address I2C Address Register 2/4/6 <□ Bit number 13 12 10 Address ch2: 0000C7H Address ch4 : 0000C9H MADR2/4/6 A6 Α5 A4 АЗ Α2 Α1 A0 Address ch6: 0000CBH Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W Initial value ⊏> Χ Х Х Х Х Х Χ Multi-address I2C Clock Control Register 7 4 3 2 <□ Bit number 5 1 0 Address: 0000CCH **DMBP** ΕN CS4 CS3 CS2 CS₁ CS₀ **MCCR** Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W Initial value ⇒ 0 0 0 0 Multi-address I²C Timeout Control Register □ Bit number 15 14 13 12 11 10 9 8 TOE Address: 0000CDH AAC **EXT** TS2 TS1 TS0 MTCR Read/write ⇒ R/W R/W R/W R/W R/W R/W Initial value ⇒ 0 0 0 0 O 0 Multi-address I2C Timeout Clock Register ⇔ Bit number 3 2 0 5 4 1 Address: 0000CEH C7 C6 C5 C4 С3 C2 C1 C0 **MTOC** Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W R/W Initial value ⊏> 0 0 0 0 0 0 0 Multi-address I²C Timeout Data Register 15 14 13 12 11 10 9 8 Bit number Address: 0000CFH D7 D6 D5 D4 D3 D2 D1 D0 **MTOD** Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W R/W Initial value ⇒ 0 0 0 0 0 0 0

(Continued)

	7	6	5	4	3	2	1	0	<□ Bit numbe
Address: 0000D0 _H	S6	S6	S5	S4	S3	S2	S1	S0	MSTO
Read/write ⊏ Initial value ⊏	1 V/ V V	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	_
Multi-address I ² C Master Ti	meout R	eaister							
Multi-address I ² C Master Ti	meout R 15	egister 14	13	12	11	10	9	8 <	Bit number
Multi-address I ² C Master Ti Address: 0000D1н		_	13 M5	12 M4	11 M3	10 M2	9 M1	8 < M0	

(2) Block diagram of MI²C




10. Bridge circuit

The bridge circuit can switch the I/O path of each port to I^2C or Multi-address I^2C .

(1) Register configuration of bridge circuit

Bridge Circuit Selection Register	7	6	5	4	3	2	1	0 -	<⊐ Bit number
Address: 00002CH			BM4	BI4	ВМ3	BI3	BM2	BI2	BRSR
Read/write ⇔ Initial value ⇔	<u> </u>	_	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	

(2) Block diagram of bridge circuit



11. Comparator

This comparator circuit monitors voltage of up to three batteries and automatically controls electric discharge. Either parallel discharge or sequential discharge can be selected.

· Parallel discharge control

In parallel discharge control, all batteries are allowed to discharge when power is not being supplied from the AC adapter.

• If power is being supplied from the AC adapter, the permission/prohibition of discharge for batteries is controlled by software.

· Sequential discharge control

In sequential discharge control, the comparator controls discharge in a specified order, while monitoring intermittent interruption of power, voltage level, and mount/dismount of batteries, when power is not being supplied from the AC adapter.


- If power is being supplied from the AC adapter, the permission/prohibition of discharge for batteries is controlled by software.
- Up to three batteries can be controlled, and the order of discharge can be selected.
 - The affect of intermittent interruption of power is automatically filtered.
 - · Mount/dismount of batteries is automatically detected and discharge is controlled.
 - Battery voltage is monitored, and if battery voltage is below the specified voltage, change over to the next battery is automatically done.

(1) Register configuration of comparator


	7	6	5	4	3	2	1	0	Bit number ■
Address: 0000D8 _H			BOF3	BOF2	BOF1	SPM2	SPM1	SPM0	COCRL
Read/write ⊏>	-	-	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	_
Comparator Control Registe	er (Uppe	r)							
_	15	14	13	12	11	10	9	8	⇔ Bit number ⇔
Address: 0000D9н	SPL3	SPL2	SPL1	В3	B2	B1	DC2	DC1	COCRH
Read/write ⊏> Initial value ⊏>	1 X / V V	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	
comparator Status Registe	,	•	F	4	0	0	4	0	√ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □
	7	6	5	4	3	2	1	0	✓□ Bit number
Address: 0000DAH	COR8	COR7	COR6		COR4	COR3	COR2	COR1	COSRL1
Read/write ⊏ Initial value ⊏	1 (/ V V	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Comparator Status Registe	r 1 (Upp	er)							
	15	14	13	12	11	10	9	8	<□ Bit number
Address: 0000DB _H			SWR3	SWR2	SW1	VAR3	VAR2	VAR1	COSRH1
Read/write ⊏⇒ Initial value □⇒		-	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	_
Comparator Interrupt Contro	ol Regist	ter (Lowe	er)						
_	7	6	5	4	3	2	1	0	<□ Bit number
Address: 0000DCH	CEN8	CEN7	CEN6	CEN5	CEN4	CEN3	CEN2	CEN1	CICRL
Address. 0000DCH	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_

(Continued)

(Continued)



(2) Block diagram of comparator



12. UART (x 3)

The UART (Universal Asychronous Receiver Transmitter) is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication.


The UART has the following features:

- · Full-duplex double buffering
- · Capable of asynchronous (start-stop bit) and CLK-synchronous communications
- · Support for the multiprocessor mode
- · Various method of baud rate generation :
 - External clock input possible
 - Internal clock (a clock supplied from 16-bit reload timer can be used)
 - Embedded dedicated baud rate generator


Operation	Baud rate
Asynchronous	76923 / 38461 / 19230 / 9615 / 500K / 250K bps
CLK synchronous	16M / 8M / 4M / 2M / 1M / 500K bps

- Error detection functions (parity, framing, overrun)
- NRZ (Non Return to Zero) signal format
- · Interrupt request :
 - Receive interrupt (receive complete, receive error detection)
 - Transmit interrupt (transmission complete)
 - Transmit / receive conforms to extended intelligent I/O service (EI2OS)

(1) Register configuration of UART



(2) Block diagram of UART



13. LCD controller/driver

The LCD (Liquid Crystal Display) controller/driver function displays the contents of a display data memory directly to the LCD panel by segment and common outputs.

- Up to nine segment outputs (SEG0 to SEG8) and four common outputs (COM0 to COM3) may be used.
- Built-in display RAM.
- Three selectable duty ratios (1/2, 1/3, and 1/4). Not all duty ratios are available with all bias settings, however.
- Either the main or sub-clock can be selected as the drive clock.
- · LCD can be driven directly.

Table below shows the duty ratios available with each bias setting.

Part number	Bias	1/2 duty ratio	1/3 duty ratio	1/4 duty ratio
MB90370 series	1/2 bias	0	Х	Х
WIDSOUT O SCHOOL	1/3 bias	Х	0	0


O: Recommended mode

X: Do not use

(1) Register configuration of LCD

	15	14	13	12	11	10	9	8	<⇒ Bit number
Address: 0000EFH	SS4	VS	CS1	CS0	SS3	SS2	SS1	SS0	LCRH
Read/write ⇔ Initial value ⇔	R/W 0								
LCDC Control Register (Lower	7	6	5	4	3	2	1	0	<⊐ Bit number
LCDC Control Register (Lower Address: 0000EEH	7 CS:				3 MS				

(2) Block diagram of LCD



14. A/D converter

The A/D (Analog to Digital) converter converts the analog voltage input to an analog input pin (input voltage) to a digital value.

The converter has the following features:

- The minimum conversion time is 6.13 µs (for a machine clock of 16 MHz; includes the sampling time).
- The minimum sampling time is 3.75 µs (for a machine clock of 16 MHz).
- The converter uses the RC-type successive approximation conversion method with a sample and hold circuit.
- A resolution of 10 bits or 8 bits can be selected.
- Up to twelve channels for analog input pins can be selected by a program.
- · Various conversion mode :
 - Single conversion mode : Selectively convert one channel.
 - Scan conversion mode: Continuously convert multiple channels. Maximum of 12 selectable channels.
 - Continuous conversion mode : Repeatedly convert specified channels.
 - Stop conversion mode: Convert one channel then halt until the next activation. (Enables synchronization of the conversion start timing.)
- At the end of A/D conversion, an interrupt request can be generated and El²OS can be activated.
- In the interrupt-enabled state, the conversion data protection function prevents any part of the data from being lost through continuous conversion.
- The conversion can be activated by software, 16-bit reload timer 4 (rise edge) and ADTG.


(1) Register configuration of A/D converter

Analog Input Enable Regist	er 2								
	15	14	13	12	11	10	9	8	<⊐ Bit number
Address: 00002B _H					ADE11	ADE10	ADE9	ADE8	ADER2
Read/write ⊏> Initial value ⊏>	_	_	_	_	R/W 1	R/W 1	R/W 1	R/W 1	_
Analog Input Enable Regi	ster 1								
	7	6	5	4	3	2	1	0	⇔ Bit number
Address: 00002A _H	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE	ADER1
Read/write ⊏ Initial value ⊏	,	R/W 1							
A/D Control Status Registe	r 1								
	15	14	13	12	11	10	9	8	<□ Bit number
Address: 000031 _H	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	RESV	ADCS1
Read/write ⇔ Initial value ⇔	1 4/ 4 4	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	W 0	R/W 0	
A./D Control Status Registe	er O								
_	7	6	5	4	3	2	1	0	⇔ Bit number ¬
Address: 000030 _H	MD1	MD0							ADCS0
Read/write ⊏ Initial value ⊏	1 (/ V V	R/W 0	_ _	_	_	<u> </u>		_	_

(Continued)

(Continued)									
A/D Control Register									
	15	14	13	12	11	10	9	8 <	☐ Bit number ☐
Address: 00002D _H	ANS3	ANS2	ANS1	ANS0	ANE3	ANE2	ANE1	ANE0	ADC0
Read/write ⇒ Initial value ⇒	R/W 0	_							
A/D Data Register (Upper)									
_	15	14	13	12	11	10	9	8 <	⊐ Bit number
Address: 00002F _H	S10	ST1	ST0	CT1	СТО	_	D9	D8	ADCR1
Read/write ⇔ Initial value ⇔	R/W 0	W 0	W 0	W 0	W 0	_	R X	R X	
A/D Data Register (Lower)									
_	7	6	5	4	3	2	1	0	
Address: 00002E _H	D7	D6	D5	D4	D3	D2	D1	D0	ADCR0
Read/write □ Initial value ⊏	1.	R X	-						

(2) Block diagram of A/D converter



15. D/A converter

The D/A (Digital to Analog) converter is used to generate an analog output from an 8-bit digital input. By setting the enable bit in the D/A control register (DACR) to 1, it will enable the corresponding D/A output channel. Hence, setting this bit to 0 will disable that channel.

If D/A output is disabled, the analog switch inserted to the output of each D/A converter channel in series is turned off. In the D/A converter, the bit is cleared to 0 and the direct-current path is shut off. The above is also true in the stop mode.


The output voltage of the D/A converter ranges from 0 V to 255/256 x DVR. To change the output voltage range, adjust the DVR voltage externally.

The D/A converter output does not have the internal buffer amplifier. The analog switch (= 100Ω) is inserted to the output in series. To apply load to the output externally, estimate a sufficient stabilization time.


Table below lists the theoretical values of output voltage of the D/A converter.

Value written to DA07 to DA00 and DA17 to DA10	Theoretical value of output voltage
00н	0/256 × DVR (= 0 V)
01н	1/256 × DVR
02н	2/256 × DVR
:	:
FDH	253/256 × DVR
FEH	254/256 × DVR
FFH	255/256 × DVR

(1) Register configuration of D/A converter



(2) Block diagram of D/A converter



16. LPC interface

The LPC (Low Pin Count) interface consists of an LPC bus interface, universal parallel interface (UPI x 4 channels), gate address A20 function and LPC data buffer array. By using the LPC bus interface and UPI, data can be exchanged with an external host CPU synchronously via an external LPC bus.

· LPC bus interface

The LPC bus interface provides direct access of host CPU to UPI.

- It supports I/O read and I/O write cycle only. Other cycle types will be ignored.
- It supports LPC clock running at 33 MHz.
- Universal parallel interface, UPI x 4 channels

The UPI is used to exchange parallel data to serial data in LPC bus with host CPU.

- An 8-bit data will be transmitted or received.
- A buffer function is available for independent input and output.
- The I/O buffer status can be output externally through LPC bus interface.
- · Gate address A20 function for UPI channel 0

The GA20 (Gate Address A20) is intended to implement the memory management in a PC architecture. This allows the access to the extended memory needed by the operating system. On-chip logic is provided to speed up the generation of GA20.


· Data buffer array

The data buffer array is consisted of 32 bytes UP data register and 16 bytes DOWN data register to speed up the data transfer between MCU and external host through LPC bus.


(1) Register configuration of LPC bus interface register

LPC Control Re	egister									
		7	6	5	4	3	2	1	0 <	<⇒ Bit number
Address:	00006Ен						LRF	LRIE	LPE	LCR
	Read/write ⊏> Initial value ⊏>	_	_	_	_	_	R/W 0	R/W 0	R/W 0	-

(2) Register configuration of UPI registers




(3) Register configuration of LPC data buffer registers




(Continued)

(Continued)



(4) Block diagram of LPC interface



17. Serial IRQ controller


The serial IRQ controller consists of a 6-channel serial IRQ control circuit and an LPC clock monitor / control circuit. By using this serial IRQ controller, host interrupt requests can be transferred serially through a single signal wire (SERIRQ), synchronized with the LPC clock.

- · 6-channel serial IRQ control circuit
 - The 6-channel serial IRQ control circuit consists of a serial interrupt control register (SICR), 4 serial interrupt frame number registers (SIFR1 ~ 4), a protocol state machine and a serial interrupt data latch and output control.
 - For channel 0A, 0B and 1 ~ 3, if SICR: OBE bit (OBF controlled enable bit) = 0, then serial IRQ can be controlled by software setting of SICR: IRR bit. If SICR: OBE bit = 1, then software control is disabled and serial IRQ is controlled by OBF flag (Output buffer full flag) from LPC UPI0 ~ 3.
 - For channel 4, serial IRQ can be controlled by software setting of SICR : IRR bit.
 - For channel 0A and 0B, additional enable bit (SICR : EN0A/0B bit) can be used to latch and keep the OBF0 or IRR0A/0B bit status.
 - The serial interrupt data latch transfers serial IRQs serially according to their frame number. The frame number for channel 0A is fixed to "IRQ1", for channel 0B is fixed to "IRQ12", and the frame number for channel 1 ~ 4 are software programmable (IRQ1 ~ 15, and IRQ21 ~ 31) by setting the SIFR1 ~ 4.
 - By monitoring the SERIRQ and the LPC clock pin, the protocol state machine can detect the START frame condition. Then it starts counting the DATA frame and transfers its serial IRQs through SERIRQ. Finally it can switch to continuous/quiet mode operation by determine the STOP frame condition.
 - The serial interrupt output control support both continuous and quiet mode operation. In continuous mode operation, only the host can initiate the serial IRQs transfer; In quiet mode operation, both the host and slave (e.g. the serial IRQ controller) can initiate the serial IRQs transfer.
- · LPC clock monitor / control circuit
 - The LPC clock monitor / control circuit consists of a clock-run monitor / control circuit. By monitoring the
 clock-run pin (CLKRUN), the clock monitor / control circuit can determine whether the host has stopped
 LPC clock in quiet mode operation or not. If LPC clock is stopped and the controller want to initiate the
 serial IRQs transfer, then it can request the host to restart the LPC clock by controlling the CLKRUN pin.


(1) Register configuration of serial IRQ controller

	7	6	5	4	3	2	1	0	<□ Bit number
		0		1			1	1	٦
Address: 000032H	EN0B	EN0A	IRR4	IRR3	IRR2	IRR1	IRR0B	IRR0A	SICRL
Read/write Initial value		R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Serial Interrupt Control Reg	jister (Up	oper)							
_	15	14	13	12	11	10	9	8	<□ Bit number
Address: 000033 _H	IRQEN	RSEN	BUSY	OBE3	OBE2	OBE1	OBE0B	OBE0A	SICRH
Read/write r⇒ Initial value r⇒	1 (/ V V	R/W 0	R 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	<u> </u>
Serial Interrupt Frame Num	ber Regi	ister 1							
	7	6	5	4	3	2	1	0	⇔ Bit number
Address: 000034н	-	-	LV1	FR14	FR13	FR12	FR11	FR10	SIFR1
Read/write ⇔		-	R/W	R/W	R/W	R/W	R/W	R/W	_
Initial value	-	-	0	0	0	0	0	0	
			0	0	0	0	0	0	
			13	12	0	0	9	0	<□ Bit number
Initial value Serial Interrupt Frame Num Address: 000035н	ıber Reg	jister 2	-	-	-				⇔ Bit number SIFR2
Serial Interrupt Frame Num	ıber Reg	jister 2 14	13	12	11	10	9	8	T
Serial Interrupt Frame Num Address: 000035 Read/write Initial value	15 - - -	14 - - -	13 LV2 R/W	12 FR24 R/W	11 FR23 R/W	10 FR22 R/W	9 FR21 R/W	8 FR20 R/W	T
Serial Interrupt Frame Num Address: 000035н Read/write Initial value	15 - - -	14 - - -	13 LV2 R/W	12 FR24 R/W	11 FR23 R/W	10 FR22 R/W	9 FR21 R/W	8 FR20 R/W	T
Serial Interrupt Frame Num Address: 000035н Read/write Initial value	15 coer Regi	14	13 LV2 R/W 0	12 FR24 R/W 0	11 FR23 R/W 0	10 FR22 R/W 0	9 FR21 R/W 0	8 FR20 R/W 0	SIFR2
Serial Interrupt Frame Num Address: 000035н Read/write Initial value Serial Interrupt Frame Num	15	14 6	13 LV2 R/W 0	12 FR24 R/W 0	11 FR23 R/W 0	10 FR22 R/W 0	9 FR21 R/W 0	8 FR20 R/W 0	SIFR2 ⇔ Bit number
Serial Interrupt Frame Num Address: 000035H Read/write Initial value Serial Interrupt Frame Num Address: 000036H Read/write Read/write □	ober Reg	14	13 LV2 R/W 0 5 LV3 R/W	12 FR24 R/W 0 4 FR34	11 FR23 R/W 0 3 FR33 R/W	10 FR22 R/W 0 2 FR32	9 FR21 R/W 0 1 FR31 R/W	8 FR20 R/W 0 0 FR30 R/W	SIFR2 ⇔ Bit number
Serial Interrupt Frame Num Address: 000035H Read/write Initial value Serial Interrupt Frame Num Address: 000036H Read/write Initial value Initial v	ober Reg	14	13 LV2 R/W 0 5 LV3 R/W	12 FR24 R/W 0 4 FR34	11 FR23 R/W 0 3 FR33 R/W	10 FR22 R/W 0 2 FR32	9 FR21 R/W 0 1 FR31 R/W	8 FR20 R/W 0 0 FR30 R/W	SIFR2 ⇔ Bit number
Serial Interrupt Frame Num Address: 000035H Read/write Initial value Serial Interrupt Frame Num Address: 000036H Read/write Initial value Initial v	ber Reg	14	13 LV2 R/W 0 5 LV3 R/W 0	12 FR24 R/W 0 4 FR34 R/W 0	11 FR23 R/W 0 3 FR33 R/W 0	10 FR22 R/W 0 2 FR32 R/W 0	9 FR21 R/W 0 1 FR31 R/W 0	8 FR20 R/W 0 0 FR30 R/W 0	SIFR2 ⇒ Bit number SIFR3


(2) Block diagram of the serial IRQ controller



(3) Block diagram of the 6-channel serial IRQ control circuit




(4) Block diagram of the LPC clock monitor / control circuit




18. 3-channel PS/2 interface

The 3-channel PS/2 interface consists of 3 individual channels of PS/2 interface that can be operated concurrently. PS/2 interface is a two wires, bidirectional serial bus providing economical way for data exchange between host (keyboard controller) and device (keyboard / mouse etc).


(1) Register configuration of 3-channel PS/2 interface



(2) Block diagram of 3-channel PS/2 interface



(3) Block diagram of PS/2 interface transmission/reception circuit (1 channel)



19. Parity generator

The parity generator is a simple circuit that generates odd / even parity based on the input data. It consists of a parity generator data register (PGDR), an odd / even parity generation logic and a parity generator control status register (PGCSR).

An 8-bit data can be loaded into PGDR, then the parity generator will generate odd / even parity based on the input data. Either odd or even parity can be generated by setting the PGCSR.

For odd parity generation, if the number of "1"s in the PGDR is even number, then the parity bit in PGCSR will be set to "1", otherwise the parity bit will be set to "0".

For even parity generation, if the number of "1"s in the PGDR is even number, then the parity bit in PGCSR will be set to "0", otherwise the parity bit will be set to "1".


Table shows some examples of odd / even parity generation.

Input data	Parity bit (odd parity)	Parity bit (even parity)
0000 0000в	1	0
0101 0101в	1	0
1000 0000в	0	1
1010 1011в	0	1

(1) Register configuration of parity generator

	7	6	5	4	3	2	1	0	<= E	Bit number
Address : 000018 _H	D7	D6	D5	D4	D3	D2	D1	D0]	PGDR
Read/write =>	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	_	
rity Generator Control S	tatus Regi	ster								
rity Generator Control S	Status Regi 15	ster 14	13	12	11	10	9	8	< □ [Bit number
rity Generator Control S Address : 000019н	_		13	12	11	10	9	8 PSEL		Bit number PGCSR

(2) Block diagram of parity generator



20. Bit decoder


The bit decoder is a simple one-hot decoder that can be used together with the keyscan inputs. It consists of a bit data register (BDR), a decoder logic and a bit result register (BRR). A 4-bit encoded data can be loaded into BDR, then the decoder logic will decode the data and store the 16-bit resulted data into BRR. Below shows the decoder's logic table.

4-bit encoded data	16-bit resulted data
0н	0000 0000 0000 0001в
1н	0000 0000 0000 0010в
2н	0000 0000 0000 0100в
3н	0000 0000 0000 1000в
4н	0000 0000 0001 0000в
5н	0000 0000 0010 0000в
6н	0000 0000 0100 0000в
7н	0000 0000 1000 0000в
8н	0000 0001 0000 0000в
9н	0000 0010 0000 0000в
Ан	0000 0100 0000 0000в
Вн	0000 1000 0000 0000в
Сн	0001 0000 0000 0000в
Dн	0010 0000 0000 0000в
Ен	0100 0000 0000 0000в
Fн	1000 0000 0000 0000в

(1) Register configuration of bit decoder

t Data Register	15	14	13	12	11	10	9	8	<□ Bit number
Address: 0000E1H					D3	D2	D1	D0	BDR
Read/write Initial value	-	- -	- -	-	R/W X	R/W X	R/W X	R/W X	
it Result Register (Upper)								
	15	14	13	12	11	10	9	8	⇔ Bit number
Address: 0000E3 _H	R15	R14	R13	R12	R11	R10	R9	R8	BRRH
Read/write Initial value	R X	R X	R X	R X	R X	R X	R X	R X	<u>. </u>
t Result Register (Lower)									
	7	6	5	4	3	2	1	0	⇔ Bit number
Address : 0000E2 _H	R7	R6	R5	R4	R3	R2	R1	R0	BRRL
Read/write ⊏⇒ Initial value ⊏⇒	R X	R X	R X	R X	R X	R X	R X	R X	_

(2) Block diagram of bit decoder



21. Wake-up interrupt

The wake-up interrupt circuit detects the signals of the "L" levels input to the external interrupt pins and to generate interrupt request to the CPU. These interrupts can wake up the CPU from standby mode.

Wake-up interrupt pins: 8 pins (P00/KSI0 to P07/KSI7).

Wake-up interrupt sources: "L" level signal input to a wake-up interrupt pin.

Interrupt control: Enables or disables to input wake-up interrupt controlled by

wake-up interrupt control register (EICR).

Interrupt flag: IRQ flag bit of wake-up interrupt flag register (EIFR). Flag set

when there is an IRQ.


Interrupt request: Interrupt request #20 is generated if any enabled external

interrupt pin goes LOW.

(1) Register configuration of wake-up interrupt

Wake-up Interrupt Flag Reg	ister								
	15	14	13	12	11	10	9	8	<□ Bit number
Address: 0000ADH								WIF	EIFR
Read/write ⊏	· —							R/W	
Initial value □	·							0	
Wake-up Interrupt Control F	Register								
	7	6	5	4	3	2	1	0 <	□ Bit number
Address: 0000AC _H	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	EICR
Read/write =>	1 4/ 4 4	R/W							
Initial value ⊏	0	0	0	0	0	0	0	0	

(2) Block diagram of wake-up interrupt



22. DTP/External interrupts

The DTP (Data Transfer Peripheral)/external interrupt circuit is activated by the signal supplied to a DTP/external interrupt pin. The CPU accepts the signal using the same procedure it uses for normal hardware interrupts and generates external interrupts or activates the extended intelligent I/O service (EI²OS).


Features of DTP/External interrupt :

- · Total 6 external interrupt channels
- Two request levels ("H" and "L") are provided for the intelligent I/O service
- Four request levels (rise/fall edge, fall edge, "H" level and "L" level) are provided for external interrupt requests

(1) Register configuration

er 15 	14	13 ER5	12 ER4	11 ER3	10 ER2	9 ER1	8 <⊐ ER0	Bit number
				ER3	ER2	ED1	EDO	
		R/W				EKI	EKU	EIRR
		0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
er 7	6	5	4	3	2	1	0 <⊐	Bit number
		EN5	EN4	EN3	EN2	EN1	EN0	ENIR
		R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Request Level Setting Register (Upper)								
15	14	13	12	11	10	9	8 <=	Bit number
				LB5	LA5	LB4	LA4	ELVRH
				R/W 0	R/W 0	R/W 0	R/W 0	
Request Level Setting Register (Lower)								
7	6	5	4	3	2	1	0 <=	Bit number
LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	ELVRL
R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
t	7 er (Upp 15 er (Lov 7 LB3	7 6	er 7 6 5 EN5 R/W 0 er (Upper) 15 14 13 er (Lower) 7 6 5 LB3 LA3 LB2 R/W R/W R/W	er 7 6 5 4 EN5 EN4 R/W R/W 0 0 er (Upper) 15 14 13 12 er (Lower) 7 6 5 4 LB3 LA3 LB2 LA2 R/W R/W R/W R/W	er 7 6 5 4 3 EN5 EN4 EN3 R/W R/W R/W 0 0 0 er (Upper) 15 14 13 12 11 LB5 R/W 0 er (Lower) 7 6 5 4 3 LB3 LA3 LB2 LA2 LB1 R/W R/W R/W R/W R/W	er 7 6 5 4 3 2 EN5 EN4 EN3 EN2 R/W R/W R/W R/W 0 0 0 0 0 er (Upper) 15 14 13 12 11 10 LB5 LA5 R/W R/W 0 0 er (Lower) 7 6 5 4 3 2 LB3 LA3 LB2 LA2 LB1 LA1 R/W R/W R/W R/W R/W R/W	er 7 6 5 4 3 2 1 EN5 EN4 EN3 EN2 EN1 R/W R/W R/W R/W R/W 0 0 0 0 0 0 er (Upper) 15 14 13 12 11 10 9 LB5 LA5 LB4 R/W R/W R/W R/W 0 0 0 0 er (Lower) 7 6 5 4 3 2 1 LB3 LA3 LB2 LA2 LB1 LA1 LB0 R/W R/W R/W R/W R/W R/W	er 7 6 5 4 3 2 1 0 ☐ — EN5 EN4 EN3 EN2 EN1 EN0 — — R/W R/W R/W R/W R/W R/W — 0 0 0 0 0 0 0 er (Upper) 15 14 13 12 11 10 9 8 ☐ — — — LB5 LA5 LB4 LA4 — — — — R/W R/W R/W R/W R/W — — 0 0 0 0 0 er (Lower) 7 6 5 4 3 2 1 0 ☐ LB3 LA3 LB2 LA2 LB1 LA1 LB0 LA0 R/W R/W R/W R/W R/W R/W R/W


(2) Block diagram of DTP/External interrupts




23. Delayed interrupt generation module

The delayed interrupt generation module is used to generate a task switching interrupt. Interrupt requests to the $F^2MC-16LX$ CPU can be generated and cleared by software using this module.

(1) Register configuration



(2) Block diagram




24. ROM correction function

When an address matches the value set in the address detection register, the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01H). When executing a set instruction, the CPU executes the INT9 instruction. The address match detection function is implemented by processing using the INT9 interrupt routine.


The device contains two address detection registers, each provided with a compare enable bit. When the value set in the address detection register matches an address and the interrupt enable bit is "1", the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code.

(1) Register configuration




(Continued)

(Continued)




(2) Block diagram




25. ROM mirroring function selection module

The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register configuration



(2) Block diagram




26. 512K bit flash memory

The 512K bit flash memory is allocated in the FE_H to FF_H banks on the CPU memory map. Like masked ROM, flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit. The flash memory can be programmed/erased by the instruction from the CPU via the flash memory interface circuit. The flash memory can therefore be reprogrammed (updated) while still on the circuit board under integrated CPU control, allowing program code and data to be improved efficiently. Note that sector operations such as "enable sector protect" cannot be used.

Features of 512K bit flash memory:

- 64K words x 8 bits / 32K words x 16 bits (16K + 8K + 8K + 32K) sector configuration
- Automatic program algorithm (same as the Embedded Algorithm* : MBM29F400TA)
- Installation of the deletion temporary stop/delete restart function
- · Write/delete completion detected by the data polling or toggle bit
- Write/delete completion detected by the CPU interrupt
- Compatibility with the JEDEC standard-type command
- Each sector deletion can be executed (Sectors can be freely combined)
- Number of write/delete operations 10,000 times guaranteed
- *: Embedded Algorithm is a trademark of Advanced Micro Devices, Inc.

(1) Register configuration



(2) Sector configuration of 512K bit flash memory

The 512K bit flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector.

When accessed from the CPU, SA0 and SA1 to SA3 are allocated in the FF bank registers, respectively.

	Flash memory	CPU address	*Writer address
	0.0 (1016	FFFFF _H	7FFFF _H
	SA3 (16 Kbytes)	FFC000 _H	7С000 _Н
	SA2 (8 Kbytes)	FFBFFF _H	7BFFF _H
1 1 1 1	SAZ (6 RDytes)	FFA000 _H	7А000н
	SA1 (8 Kbytes)	FF9FFF _H	79FFF _H
	<i>G</i> , (1 (6 1.6), (60)	FF8000 _H	78000 _H
	SA0 (32 Kbytes)	FF7FFF _H	77FFF _H
	5/10 (52 Nbytes)	FF0000 _H	70000 _H

^{*:} Writer addresses correspond to CPU addresses when data is programmed in flash memory by a parallel writer. Writer addresses are used to program/erase data using a general-purpose writer.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings


(Vss = AVss = CVss = 0.0 V)

D	Coursels al	Va	lue	Unit	Remarks			
Parameter	Symbol	Min.	lin. Max.		Remarks			
	Vcc	Vss - 0.3	Vss + 4.0	V				
Power supply voltage	CVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ CVcc *1			
	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc *1			
A/D converter reference input voltage	AVR	Vss - 0.3	Vss + 4.0	V	AVcc ≥ AVR, AVR ≥ AVss			
Comparator reference input voltage	CVRH1 CVRH2 CVRL	Vss - 0.3	Vss + 4.0	V	CVcc ≥ CVRH1, CVRH1 ≥ CVss CVcc ≥ CVRH2, CVRH2 ≥ CVss CVcc ≥ CVRL, CVRL ≥ CVss			
LCD power supply voltage	V1 ~ V3	Vss - 0.3	Vss + 4.0	V	V1 to V3 must not exceed Vcc			
Input voltage	VI1	Vss - 0.3	Vss + 4.0	V	All pins except P40 ~ P45, P80 ~ P82, P90 ~ P95 *2			
	V _{I2}	Vss - 0.3	Vss + 6.0	V	P40 ~ P45, P80 ~ P82, P90 ~ P95			
Output voltage	Vo	Vss - 0.3	Vss + 4.0	V	*2			
Maximum clamp current	ICLAMP	-2.0	+2.0	mA	*4			
Total maximum clamp current	Σ I CLAMP $ $	_	20	mA	*4			
"L" level maximum output	l _{OL1}	_	10	mA	All pins except PF0 ~ PF7*3			
current	l _{OL2}	_	20	mA	PF0 ~ PF7*3			
"L" level average output	lolav1	_	4	mA	All pins except PF0 ~ PF7 Average output current = operating current × operating efficiency			
current	lolav2	_	12	mA	PF0 ~ PF7 Average output current = operating current × operating efficiency			
"L" level total maximum output current	Σ lol	_	100	mA				
"L" level total average output current	Σ lolav	_	50	mA	Average output current = operating current × operating efficiency			
"H" level maximum output current	Іон	_	-10	mA	*3			
"H" level average output current	Іонач	_	-3	mA	Average output current = operating current × operating efficiency			
"H" level total maximum output current	Σ loн	_	-100	mA				
"H" level total average output current	Σ lohav	_	-50	mA	Average output current = operating current × operating efficiency			
Power consumption	PD	_	200	mW				
Operating temperature	TA	-40	+85	°C				
		•		•				

Parameter	Symbol	Va	lue	Unit	Remarks
	Cymbol	Min.	Max.		Kemarks
Storage temperature	Tstg	- 55	+150	°C	

^{*1 :} Set AVcc, CVcc and Vcc at the same voltage. Take care so that AVR, CVRH1, CVRH2 and CVRL do not exceed Vcc + 0.3 V when the power is turned on.

- *2 : V_I and V_O shall never exceed V_{CC} + 0.3 V.
- *3: The maximum output current is a peak value for a corresponding pin.
- *4: Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to poerate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits:



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = CVss = 0.0 V)

	ı	1		1	,				
Parameter	Symbol	Value		Unit	Remarks				
Farameter	Syllibol	Min.	Max.	Oilit	Remarks				
	Vcc	3.0 *1	3.6	V	Normal operation accurance range				
Power supply voltage *2	CVcc	3.3	3.6	V	Normal operation assurance range				
vollago	Vcc	1.8	3.6	V	Retains the RAM state in stop mode				
A/D converter reference input voltage *3	AVR	0	AVcc	V	Normal operation assurance range				
LCD power supply voltage	V1 ~ V3	Vss	Vcc	V	V1 ~ V3 pins (The optimum value is dependent on the LCD element in use.)				
Operating temperature	Та	-40	+85	°C					

^{*1 :} The operating voltage varies with the operation frequency.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2 :} Set AVcc, CVcc and Vcc at the same voltage.

^{*3 :} Take care so that AVR, CVRH1, CVRH2 and CVRL do not exceed Vcc + 0.3 V when power is turned on.

3. DC Characteristics

 $(Vcc = AVcc = CVcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = CVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter Symbol		Pin name	O a malistica m		Value	Hnit	Domouleo	
Parameter	Tarameter Symbol		Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	Vıн	P10 ~ P17 P20 ~ P27 P30 ~ P37 P46 ~ P47 P50 ~ P57 PA0 ~ PA6 PB0 ~ PB7 PC0 ~ PC7 PD0 ~ PD7 PF0 ~ PF7		0.7 Vcc	_	Vcc + 0.3	V	CMOS input pins
	Vihs	P00 ~ P07 P60 ~ P67 P70 ~ P77 PE0 ~ PE7 RST		0.8 Vcc	_	Vcc + 0.3	V	CMOS hysteresis input pins
	V _{IHS5}	P40 ~ P45		0.8 Vcc	_	Vss + 5.5	>	5 V tolerant CMOS hysteresis input pins
	V _{IH5}	P82		0.7 Vcc	_	Vss + 5.5	٧	5 V tolerant CMOS input pin
	Vihsm	P80 ~ P81 P90 ~ P95		2.1	_	Vss + 5.5	V	SMbus input pins
	VIHM	MD0 ~ MD2		Vcc - 0.3		Vcc + 0.3	V	Mode pins
"L" level input voltage	VıL	P10 ~ P17 P20 ~ P27 P30 ~ P37 P46 ~ P47 P50 ~ P57 P82 PA0 ~ PA6 PB0 ~ PB7 PC0 ~ PC7 PD0 ~ PD7 PF0 ~ PF7		Vss – 0.3	_	0.3 Vcc	V	CMOS input pins
	VILS	P00 ~ P07 P40 ~ P45 P60 ~ P67 P70 ~ P77 PE0 ~ PE7 RST		Vss – 0.3	_	0.2 Vcc	V	CMOS hysteresis input pins
	VILSM	P80 ~ P81 P90 ~ P95		Vss - 0.3	_	0.8	V	SMbus input pins
	VILM	MD0 ~ MD2		Vss - 0.3		Vss + 0.3	V	Mode pins

Parameter	Symbol	Pin name	Condition	,	Value		Unit	Remarks
Farameter	Syllibol	Fili liaille	Condition	Min.	Тур.	Max.	Oilit	Kelliaiks
Open-drain output pin application	V _{D5}	P40 ~ P45 P80 ~ P82 P90 ~ P95	_	Vss - 0.3	_	Vss + 5.5	V	
voltage	VD	P46		Vss - 0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон1	All port pins except P40 ~ P46 P80 ~ P82 P90 ~ P95 PF0 ~ PF7	Vcc = 3.0 V Іон1 = -4.0 mA	Vcc – 0.5	_	_	V	
	V _{OH2}	PF0 ~ PF7	$V_{CC} = 3.0 \text{ V}$ $I_{OH2} = -8.0 \text{ mA}$	Vcc - 0.5	_	_	V	
"L" level output voltage	V _{OL1}	All port pins except PF0 ~ PF7	I _{OL1} = 4.0 mA	_		0.4	V	
	V _{OL2}	PF0 ~ PF7	IoL2 = 12.0 mA	_	_	0.4	V	
Input leakage current (Hi-Z output leakage current)	lι∟	All input pins	Vcc = 3.3 V, Vss < V _I < Vcc	- 5	_	5	μΑ	
Open-drain output leakage current	ILEAK	P40 ~ P46 P80 ~ P82 P90 ~ P95	_	_	_	5	μΑ	

Down of an	Comple of	Din nome	Condition		Value		11	Damarla
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
			Vcc = 3.3 V,	_	37	45	mA	MB90F372
	Icc		Internal operation at 16 MHz	_	30	TBD	mA	MB90372
	Iccs		Vcc = 3.3 V, Internal operation at 16 MHz, In sleep mode	_	15	20	mA	
Power supply current*	IccL	Voc	Vcc = 3.3 V, External 32 kHz, Internal operation at 8 kHz, In sub-clock mode, T _A = 25 °C	_	23	80	μΑ	
current*	Iccls		Vcc = 3.3 V, External 32 kHz, Internal operation at 8 kHz, In sub-clock sleep mode, T _A = 25 °C		10	50	μΑ	
	Іссwат		Vcc = 3.3 V, External 32 kHz, Internal operation at 8 kHz, In watch mode, T _A = 25 °C	<u> </u>	1.5	30	μΑ	
Power supply current*	Ісст	Vcc	Vcc = 3.3 V, Internal operation at 16 MHz, In timebase timer mode	_	1.3	2	mA	
	Іссн		$V_{CC} = 3.3 \text{ V},$ In stop mode, $T_A = 25 \text{ °C}$	1	1	20	μΑ	
Input capacitance	Cin	All input pins except Vcc, AVcc, CVcc, Vss, AVss, CVss	_	_	10	80	pF	
			Between Vcc and V3 at Vcc = 3.3 V	100	200	400		
LCD divided resistance	RLCD	_	Between V3 and V2 Between V2 and V1 Between V1 and Vss at Vcc = 3.3 V	50	100	200	kΩ	

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farailletei	Symbol	Fill lialite	Condition	Min.	Тур.	Max.	Oilit	Remarks
COM0 ~ COM3 output impedance	Rvсом	COM0 ~ COM3	V1 ~ V3 = 3.3 V		_	5	kΩ	
SEG0 ~ SEG8 output impedance	Rvseg	SEG0 ~ SEG8	V I ~ V3 = 3.3 V	_	_	5	kΩ	
LCD leakage current	LLCDL	V1 ~ V3 COM0 ~ COM3 SEG0 ~ SEG8	_	_		±1	μА	
Pull-up resistance	Rup	P00 ~ P07 P10 ~ P17 P20 ~ P27 P30 ~ P37 RST	_	25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	_	25	50	100	kΩ	MB90V370, MB90372 only

^{*:} The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


4. AC Characteristics


(1) Clock Timings


$$(\text{Vcc} = \text{AVcc} = \text{CVcc} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = \text{CVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C})$$

Parameter	Symbol	Din namo	Condition		Value		Unit	Remarks
Faranteter	Syllibol	riii iiaiiie	Condition	Min.	Тур.	Max.	Oilit	Kemarks
	Fсн	X0, X1		3		16	MHz	Crystal oscillator
Clock frequency	Fсн	X0, X1		3		32	MHz	External clock
	FcL	X0A, X1A			32.768	_	kHz	
Clock cycle time	t HCYL	X0, X1		31.25		333	ns	
Clock cycle time	t LCYL	X0A, X1A			30.5	_	μs	
Frequency fluctuation rate locked*	Δf	_			_	5	%	
Input clock pulse width	Pwh Pwl	X0	_	5		_	ns	Recommend duty ratio of 30% to 70%
Input clock pulse width	Pwhl Pwll	X0A		_	15.2	_	μs	Recommend duty ratio of 30% to 70%
Input clock rise/fall time	tcr tcr	X0		_	_	5	ns	External clock operation
Internal operating clock	fcp			1.5	_	16	MHz	Main clock operation
frequency	f LCP			_	8.192	_	kHz	Sub-clock operation
Internal operating clock	t CP			62.5		666	ns	Main clock operation
cycle time	t LCP	_			122.1		μs	Sub-clock operation


*: The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.








Relationship between internal operating clock frequency and power supply voltage



Relationship between oscillating frequency and internal operating clock frequency



The AC ratings are measured for the following measurement reference voltages:


• Input signal waveform

Hysteresis input pin




Output signal waveform

Output pin



CMOS input pin



SMbus input pin




(2) Reset Input Timing

(Vcc = AVcc = CVcc = 3.0 V to 3.6 V, Vss = AVss = CVss = 0.0 V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Cymbal	Din nama	Condition	Value	Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min.	Max.	Onit	Remarks
				16 tcp	_	ns	Normal operation
Reset input time	t RSTL	RST		Oscillation time of oscillator* + 16 tcp	_	ms	In stop mode and sub-clock mode

^{*:} Oscillation time of oscillator is the time to reach to 90% of the oscillation amplitude from stand still. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between hundreds of µs to several ms. In the external clock, the oscillation time is 0 ms.



(3) Power-on Reset

 $(V_{CC} = AV_{CC} = CV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = CV_{SS} = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$


Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
raiailletei	Syllibol	riii iiaiiie	Condition	Min.	Max.	Onit	Kemarks
Power supply rise time	t R	Vcc*		_	50	ms	
Power supply cut-off time	toff	Vcc*	_	1	_	ms	Due to repeated operations

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Note: The above values are used for causing a power-on reset.

Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn on the power supply using the above values.

Note: Make sure that power supply rises within the selected oscillation stabilization time. If the power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(4) UART1 to UART3

(Vcc = AVcc = CVcc = 3.0 V to 3.6 V, Vss = AVss = CVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Va	lue	l lni4	Remarks
Farameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
Serial clock cycle time	tscyc	UCK1 ~ UCK3		8 tcp	_	ns	
$UCK \downarrow \to UO$ delay time	tsLov	UCK1 ~ UCK3 UO1 ~ UO3	C∟ = 80 pF + 1 TTL for an output pin of	-80	80	ns	
Valid UI → UCK ↑	tıvsн	UCK1 ~ UCK3 UI1 ~ UI3	internal shift clock mode	100		ns	
$UCK \! \uparrow \to valid UI hold time$	t sнıx	UCK1 ~ UCK3 UI1 ~ UI3		t cp	_	ns	
Serial clock "H" pulse width	t shsl	UCK1 ~ UCK3		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	UCK1 ~ UCK3		4 tcp	_	ns	
$UCK\downarrow \to UO$ delay time	tsLOV	UCK1 ~ UCK3 UO1 ~ UO3	C _L = 80 pF + 1 TTL for an output pin of		150	ns	
Valid UI → UCK ↑	tıvsн	UCK1 ~ UCK3 UI1 ~ UI3	external shift clock mode	60		ns	
$UCK \! \uparrow \to valid UI hold time$	t sнıx	UCK1 ~ UCK3 UI1 ~ UI3		60		ns	

Note: • These are AC ratings in the CLK synchronous mode.


- C_L is the load capacitance value connected to pins while testing.
- tcp is the internal operating clock cycle time.



(5) Resources Input Timing

 $(Vcc = AVcc = CVcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = CVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
raiailletei	Syllibol	Fili liallie	Condition	Min.	Max.	Oilit	Keiliaiks
Timer input pulse width	t тıwн t тıwL	TIN1 ~ TIN4	_	4 tcp		ns	



(6) Trigger Input Timing

(Vcc = AVcc = CVcc = 3.0 V to 3.6 V, Vss = AVss = CVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Parameter	Farameter Symbol i	Finitianie	Condition	Min.	Max.	Offic	Remarks
	t TRGH	ADTG		5 tcp	_	ns	Normal operation
Input pulse width	nput pulse width trrgL	INT0 ~ INT5 KSI0 ~ KSI7	_	1		μs	Stop mode



(7) I2C / MI2C Timing

 $(V_{CC} = AV_{CC} = CV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = CV_{SS} = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
Farameter	Syllibol	FIII Haille	Min.	Max.	Oill	Remarks
Start condition output	t sta	SCL SDA	tcp (m x n/2 -1) - 20	tcp (m x n/2 -1) + 20	ns	Master mode
Stop condition output	t sTO	SCL SDA	tcp (m x n/2 + 3) - 20	tcp (m x n/2 + 3) + 20	ns	Master mode
Start condition detect	t sta	SCL SDA	tcp + 40	_	ns	
Stop condition detect	t sTO	SCL SDA	tcp + 40	_	ns	
Restart condition output	t stasu	SCL SDA	tcp (m x n/2 + 3) - 20	tcp (m x n/2 +3) + 20	ns	Master mode
Restart condition detect	t stasu	SCL SDA	tcp + 40	_	ns	
SCL output "L" width	t LOW	SCL	tcp x m x n/2 - 20	tcp x m x n/2 + 20	ns	Master mode
SCL output "H" width	t HIGH	SCL	tcp (m x n/2 + 2) - 20	tcp (m x n/2 + 2) + 20	ns	Master mode
SDA output delay	t DO	SDA	tcp x 3 - 20	tcp x 3 + 20	ns	
SDA output setup time	tnoou	SDA	tcp x m x n/2 - 20	_	ns	*1
after interrupt	t DOSU	SDA	tcp x 4 - 20	_	ns	*2
SCL input "L" pulse	t LOW	SCL	tcp x 3 + 40	_	ns	
SCL input "H" pulse	t HIGH	SCL	tcp + 40	_	ns	
SDA output setup time	t su	SDA	40	_	ns	
SDA hold time	tно	SDA	0	_	ns	


Note

- tcp is the internal operating clock cycle time.
- m is the setting bit of shift clock oscillation defined in the "ICCR register (CS4 ~ CS3)" and "MCCR register (CS4 ~ CS3)". Please refer to the MB90370 series H/W manual for details.
- n is the setting bit of shift clock oscillation defined in the "ICCR register (CS2 ~ CS0)" and "MCCR register (CS2 ~ CS0)". Please refer to the MB90370 series H/W manual for details.
- tbosu is shown in the interrupt time is longer than the "L" width of SCL.
- SDA and SCL output value is specified on condition that the rise/fall time is "0 ns".


^{*1:} At the stop condition or transferring of next byte.

^{*2:} After setting register bit IBCRH: SCC at restart.

• Data transmit (master / slave)



• Data receive (master / slave)




(8) PS/2 Interface Timing

(Vcc = AVcc = CVcc = 3.0 V to 3.6 V, Vss = 0.0 V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Syllibol	Fill Hallie	Condition	Min.	Тур.	Max.	Oilit	Remarks
PSCK clock cycle time	tpcyc	PSCK0 ~ 2 PSDA0 ~ 2	_	4 tcp			ns	
$PSCK\!\!\downarrow \to PSDA$	t PLOV	PSCK0 ~ 2 PSDA0 ~ 2	Transmission Mode	2 tcp		_	ns	
Valid PSDA → PSCK↓	t PIVSH	PSCK0 ~ 2 PSDA0 ~ 2	Reception Mode	1 tcp		_	ns	
$\begin{array}{c} PSCK\!\!\downarrow \to valid \\ PSDA \ hold \ time \end{array}$	t pHIX	PSCK0 ~ 2 PSDA0 ~ 2	Treception wode	1 tcp	_	_	ns	
PSCK clock "H" pulse width	t PHSL	PSCK0 ~ 2 PSDA0 ~ 2		2 tcp			ns	
PSCK clock "L" pulse width	t PLSH	PSCK0 ~ 2 PSDA0 ~ 2	_	2 tcp	_	_	ns	


Note: tcp is the internal operating clock cycle time.




(9) LPC Timing

(Vcc = AVcc = CVcc = 3.0 V to 3.6 V, Vss = AVss = CVss = 0.0 V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Symbol Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol			Min.	Тур.	Max.	Ullit	iveillai ks
LCLK cycle time	t CYCLE	_		30	_	_	ns	
LCLK high time	t HIGH	_	_	12	_	_	ns	
LCLK low time	t LOW			12	_	_	ns	





5. A/D Converter Electrical Characteristics

 $(2.7 \text{ V} \le \text{AVR} - \text{AVss}, \text{Vcc} = \text{AVcc} = \text{CVcc} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = \text{CVss} = 0.0 \text{ V}, \text{T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$

Donomoston.	Courselle ed	Pin		Value		11!4	Damanta
Parameter	Symbol	name	Min.	Тур.	Max.	Unit	Remarks
Resolution	_		_		10	bit	
Total error	_	_	_		±3.0	LSB	
Non-linear error	_	_	_		±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition	Vот	AN0 ~	AVss –	AVss+	AVss + 5.5 LSB	mV	For MB90V370
voltage	VOI	AN11	1.5 LSB	0.5 LSB	AVss + 2.5 LSB	IIIV	For MB90F372/372
Full-scale transition voltage	V _{FST}	AN0 ~ AN11	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV	
Conversion time	_	_	3.1		_	μs	Actual value is specified as a sum of values specified in ADCR0: CT1, CT0 and ADCR0: ST1, ST0. Be sure that the setting value is greater than the min value
Sampling period	_	_	2	_	_	μs	Actual value is specified in ADCR0: ST1, ST0 bits. Be sure that the setting value is greater than the min value
Analog port input current	lain	AN0 ~ AN11	_	0.1	10	μΑ	
Analog input voltage	Vain	AN0 ~ AN11	AVss	_	AVR	V	
Reference voltage	_	AVR	AVss + 2.7	_	AVcc	V	
Power supply	lΑ	AVcc	_	1.4	6.4	mA	
current	Іан	AVCC			5	μΑ	*
Reference voltage	IR	AVR		94	300	μΑ	
supply current	IRH		_		5	μΑ	*
Offset between channels	_	AN0 ~ AN11		_	4	LSB	

^{*:} The current when the A/D converter is not operating or the CPU is in stop mode (for Vcc = AVcc = AVR = 3.0 V).


6. A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter.

Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics.


Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions.

Output impedance values of the external circuit of 4 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient.



• Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

8. D/A Electrical Characteristics

(
$$Vcc = AVcc = CVcc = 3.0 \text{ V to } 3.6 \text{V}, Vss = AVss = CVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$$
)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
raiailletei	Syllibol	riii iiaiiie	Condition	Min.	Тур.	Max.	Oilit	Remarks	
Resolution		_		_	8	_	bit		
Differential linearity error		_		_		±0.9	LSB		
Non-linearity error		_		_		±1.5	LSB		
Conversion time		_	_	_	0.6	_	μs	*	
Analog output impedance	_	_		2.0	2.9	3.8	kΩ		
Power supply	I dvr	AVcc			_	460	μΑ		
Current	Idvrs	AVcc			0.1		μΑ	D/A stops	

^{*:} With load capacitance is 20 pF.

9. Comparator Electrical Characteristics

($Vcc = AVcc = CVcc = 3.3 \text{ V to } 3.6 \text{ V}, Vss = AVss = CVss = 0.0 \text{ V}, TA = -40 ^{\circ}C \text{ to } +85 ^{\circ}C$)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Faranietei	Syllibol	FIII IIaille	Condition	Min.	Тур.	Typ. Max.		Remarks	
		CVRH2		1.1	_	2.9	V		
Reference voltage		CVRH1		CVRL	_	2.9	V		
		CVRL		1.1	_	CVRH1	V 1 V μA μA active μA inactive		
Reference voltage supply current	Icr	CVRH2 CVRH1 CVRL	_	_	_	±1	μΑ		
Comparator	lcv	CVcc		_		50	μΑ	active	
supply current	ICV	CVCC	1.1 — CV — — — — — — — — — — — — — — — — — — —	10	μΑ	inactive			
Analog input voltage	Vін	DCIN DCIN2 VOL1 ~ 3 VSI1 ~ 3	_	CVss	_	CVcc	V		

10. Serial IRQ Electrical Characteristics


 $(Vcc = AVcc = CVcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = CVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition		Value	Unit	Remarks	
Farameter	Syllibol	riii iiaiiie	Condition	Min.	Тур.	Max.	Onne	Remarks
"H" level input voltage	Viн		_	0.7Vcc	_	Vcc	V	
"L" level input voltage	VIL	_	_	Vss	_	0.3Vcc	V	
"H" level output voltage	Vон			Vcc - 0.5			V	
"L" level output voltage	Vol	_	_	_		0.4	V	


11. Flash Memory Program/Erase Characteristics

Parameter	Condition		Value		Unit	Remarks			
i arameter	Condition	Min.	Тур.	Max.	Oilit	Remarks			
Sector erase time		_	1	15	s	Excludes 00H programming prior to erasure			
Chip erase time	T _A = +25 °C Vcc = 3.0 V	_	4	_	s	Excludes 00H programming prior to erasure			
Word (16 bit width) programing time		_	16	3,600	μs	Except for the over head time of the system			
Program/Erase cycle		10,000			V				

■ EXAMPLE CHARACTERISTICS (MB90F372)



(Continued)



■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S : Set by execution of instruction.
Z	R : Reset by execution of instruction.
V	
C	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. — : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

• Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done × the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Table 2 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code		Notation	1	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3			Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +			Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8			Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

Code	Operand	(a) Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing				
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions				
08 to 0B	@RWj	2	1				
0C to 0F	@RWj +	4	2				
10 to 17	@RWi + disp8	2	1				
18 to 1B	@RWj + disp16	2	1				
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0				

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b) I	byte	(c) v	vord	(d) long		
Operand	Cycles	Access	Cycles	Access	Cycles	Access	
Internal register	+0	1	+0	1	+0	2	
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4	
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4	
External data bus (8 bits)	+1	1	+4	2	+8	4	

Notes: ● "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

N	Inemonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	v	С	RMW
MOV	A, dir	2	3	0	(b)	byte (A) ← (dir)	Z	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, Ri	1	2	1	O´	byte (A) ← (Ri)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, ear	2	2	1	0	byte (A) ← (ear)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, #imm8	2	2	0	0	byte (A) ← imm8	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Ζ	_	_	_	_	*	*	_	_	_
MOV	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	Ζ	*	_	_	_	*	*	_	_	_
MOVN	A, #imm4	1	1	0	0	byte (A) ← imm4	Z	*	-	-	_	R	*	_	-	_
MOVX		2	3	0	(b)	byte (A) \leftarrow (dir)	Х	*	_	_	_	*	*	_	_	_
MOVX	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, Ri	2	2	1	0	byte (A) \leftarrow (Ri)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, ear	2	2	1	0	byte (A) ← (ear)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	Χ	*	_	-	_	*	*	_	_	_
	,	2	2	0	0	byte (A) ← imm8	Χ	*	_	-	_	*	*	_	_	_
MOVX	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Χ	_	_	_	_	*	*	_	_	_
	A,@RWi+disp8	2	5	1	(b)	byte (A) ←	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, @RLi+disp8	3	10	2	(b)	((RWi)+disp8) byte (A) ← ((RLi)+disp8)	Х	*	-	_	_	*	*	-	-	_
MOV	dir, A	2	3	0	(b)	(i. i.i.)	_	_	_	_	_	*	*	_	_	_
MOV	addr16, A	3	4	ō	(b)	byte (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, A	1	2	1	O´	byte (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	ear, A	2	2	1	0	byte (Ri) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2+	3+ (a)	0	(b)	byte (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	io, A	2	3	0	(b)	byte (eam) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	@RLi+disp8, A	3	10	2	(b)	byte (io) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, ear	2	3	2	0	byte ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, eam	2+	4+ (a)	1	(b)	byte (Ri) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOV	ear, Ri	2	4	2	0	byte (Ri) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOV	eam, Ri	2+	5+ (a)	1	(b)	byte (ear) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, #imm8	2	2	1	0	byte (eam) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	io, #imm8	3	5	0	(b)	byte (Ri) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	dir, #imm8	3	5	0	(b)	byte (io) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	ear, #imm8	3	2	1	0	byte (dir) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	eam, #imm8	3+	4+ (a)	0	(b)	byte (ear) ← imm8	_	-	_	_	-	-	_	_	_	-
MOV	@AL, AH					byte (eam) ← imm8										
/MOV	@A, T	2	3	0	(b)	byte ((A)) ← (AH)	_	-	-	-	-	*	*	-	-	_
XCH	A, ear	2	4	2	0		Z	_	_	_	_	_	_	_	_	_
XCH	A, eam	2+	5+ (a)	ō	2× (b)	byte (A) \leftrightarrow (ear)	Z	_	_	_	_	_	_	_	_	_
XCH	Ri. ear	2	7	4	0	byte (A) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
XCH	Ri, eam	2+	9+ (a)	2	2× (b)	byte (Ri) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
	,		- ()		(-)	byte (Ri) \leftrightarrow (eam)										

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVW A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	4	Ō	(c)	word (A) \leftarrow (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	1	Ö	0	word (A) \leftarrow (SP)	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	2	1	0	word $(A) \leftarrow (RWi)$	_	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	2	1	0	word (A) ← (ear)	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	3+ (a)	0	(c)	word (A) ← (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io	2	3	0	(c)	word $(A) \leftarrow (io)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @A	2	3	0	(c)	word $(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	_	_
MOVW A, #imm16	3	2	0	0	word (A) \leftarrow imm16	_	*	_	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	5	1	(c)	word $(A) \leftarrow ((RWi) + disp8)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	10	2	(c)	word (A) \leftarrow ((RLi) +disp8)	-	*	-	-	-	*	*	-	_	_
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, A	1	2	1	0	word (RWi) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	1	0	word (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW eam, A	2+	3+ (a)	0	(c)	word (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW io, A	2	3	0	(c)	word (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RWi+disp8, A	2	5	1	(c)	word ((RWi) +disp8) \leftarrow (A)	-	_	-	_	_	*	*	_	_	_
MOVW @RLi+disp8, A	3	10	2	(c)	word ((RLi) +disp8) \leftarrow (A)	_	_	-	-	-	*	*	_	_	_
MOVW RWi, ear	2	3	2	(0)	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	4+ (a)	1	(c)	word (RWi) ← (eam)	-	_	-	_	_	*	*	_	_	_
MOVW ear, RWi	2	4	2	0	word (ear) ← (RWi)	-	_	-	_	_	*	*	_	_	_
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) ← (RWi)	-	_	-	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	1	0	word (RWi) ← imm16	-	_	-	_	_	*	*	_	_	_
MOVW io, #imm16	4	5	0	(c)	word (io) ← imm16	-	_	-	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	1	0	word (ear) ← imm16	-	_	-	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	-	_	-	-	_	_	_	_	_	_
MOVW @AL, AH			_	(-)							*	*			
/MOVW@A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	_	_	-	_	_	*	•	_	_	_
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	5+ (a)	0	2×(c)	word (A) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	9+ (a)	2	2×(c)	word (RWi) \leftrightarrow (eam)	_	_	-	_	_	_	_	_	_	_
MOVL A, ear	2	4	2	0	long (A) ← (ear)	_	_	_	_	-	*	*	-	_	_
MOVL A, eam	2+	5+ (a)	0	(d)	long (A) ← (eam)	_	_	_	-	_	*	*	_	_	_
MOVL A, #imm32	5	3	0	0	long (A) ← imm32	-	_	-	-	-	*	*	_	_	_
MOVL ear, A	2	4	2	0	long (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) ← (A)	-	_	_	_	_	*	*	-	-	_

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Z	_	_	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Z	_	_	_	_	*	*	*	*	_
ADD	A, ear	2	3	1	0	byte (A) \leftarrow (A) +(ear)	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) +(eam)	Ζ	_	_	_	_	*	*	*	*	_
ADD	ear, A	2	3	2	0	byte (ear) \leftarrow (ear) + (A)	_	_	_	_	_	*	*	*	*	- *
ADD	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $+$ (A)	Z	_	_	_	_	*	*	*	*	
ADDC	A A cor	1	2	0 1	0	byte (A) \leftarrow (AH) + (AL) + (C)	Z	_	_	_	_	*	*	*	*	_
ADDC ADDC	A, ear A, eam	2 2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) + (eam) + (C)	Z Z	_	_	_	_	*	*	*	*	_
ADDDC	,	1	3	0	0	byte (A) \leftarrow (A) $+$ (earli) $+$ (C) byte (A) \leftarrow (AH) $+$ (AL) $+$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
SUB	A, #imm8	2	2	Ö	0	byte (A) \leftarrow (A) $-$ imm8	Z	_	_	_	_	*	*	*	*	_
SUB	A, dir	2	5	Ö	(b)	byte (A) \leftarrow (A) – (dir)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, ear	2	3	1	O'	byte $(A) \leftarrow (A) - (ear)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) $-$ (eam)	Ζ	_	_	_	_	*	*	*	*	_
SUB	ear, A	2	3	2	0	byte (ear) \leftarrow (ear) $-$ (A)	-	_	_	_	_	*	*	*	*	_
SUB	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBC	Α	1	2	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C)	Z Z	_	_	_	_	*	*	*	*	_
SUBC SUBC	A, ear A, eam	2 2+	3 4+ (a)	1 0	(b)	byte (A) \leftarrow (A) $-$ (ear) $-$ (C) byte (A) \leftarrow (A) $-$ (eam) $-$ (C)	Z	_	_	_	_	*	*	*	*	_
SUBDC		1	4+ (a)	0	(0)	byte (A) \leftarrow (A) $-$ (earr) $-$ (C) byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
		•	-		-							*	*	*	*	
ADDW	Α	1	2	0 1	0	word (A) \leftarrow (AH) + (AL)	_	_	_	_	_	*	*	*	*	_
ADDW ADDW	A, ear A, eam	2 2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(ear) word (A) \leftarrow (A) +(eam)	_	_	_	_	_	*	*	*	*	_
ADDW	A, #imm16	3	4+ (a)	0	0	word (A) \leftarrow (A) +(eaiii) word (A) \leftarrow (A) +imm16	_		_	_	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADDW	eam, A	2+	5+ (a)	0	2×(c)	word (eam) \leftarrow (eam) + (A)	_	_	_	_	_	*	*	*	*	*
ADDCW		2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	/ A, eam	2+	4+ (a)	0	(c)	word $(A) \leftarrow (A) + (eam) +$	_	_	_	_	_	*	*	*	*	_
SUBW	Α	1	2	0	0	(C)	_	_	_	_	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word (A) \leftarrow (AH) $-$ (AL)	-	_	_	_	_	*	*	*	*	_
SUBW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (ear)	-	_	_	_	_	*	*	*	*	_
SUBW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) $-$ (eam)	-	_	_	_	_	*	*	*	*	_
SUBW SUBW	ear, A eam, A	2 2+	3 5+ (a)	2	0 2×(c)	word (A) \leftarrow (A) $-imm16$ word (ear) \leftarrow (ear) $-$ (A)	_	_	_	_	_	*	*	*	*	- *
SUBCW		2	3+ (a)	1	0	word (ear) \leftarrow (ear) $-$ (A) word (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	_
SUBCW		2+	4+ (a)	0	(c)	word (earl) \leftarrow (earl) $-$ (A) word (A) \leftarrow (A) $-$ (earl) $-$ (C)	_	_	_	_	_	*	*	*	*	_
COBOTT	71, Oam		π (α)	J	(0)	word (A) \leftarrow (A) $-$ (eam) $-$ (C)										
ADDL	A, ear	2	6	2	0	$long (A) \leftarrow (A) + (ear)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	ō	(d)	$long(A) \leftarrow (A) + (eam)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) +imm32	_	_	_	_	_	*	*	*	*	_
SUBL	A, ear	2	6	2	0	$long(A) \leftarrow (A) - (ear)$	_	_	_	_	_	*	*	*	*	_
SUBL	A, eam	2+	7+ (a)	0	(d)	$long(A) \leftarrow (A) - (eam)$	_	_	_	_	-	*	*	*	*	_
SUBL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) $-imm32$	-	_	_	_	_	*	*	*	*	_

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1	_ _	_ _	_	_ _	_	*	*	*	_	- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_ _	_ _	_ _	_ _	_ _	*	*	*	_ _	<u> </u>
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) ← (ear) +1 word (eam) ← (eam) +1	_	_	_	_	_	*	*	*	_	- *
DECW DECW		2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1			_ _		_ _	*	*	*	_ _	- *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	-	_	-	_	_	*	*	*	-	- *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	 - 	_ _	_ _	_ _	_ _	*	*	*	_	- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	1	s	т	N	z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	-	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) ← (ear)	l –	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2	0	0	byte (A) ← imm8	_	_	_	_	_	*	*	*	*	_
CMPW	A	1	1	0	0	word (AH) – (AL)	_	-	-	-	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word (A) \leftarrow imm16	_	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	2	0	word (A) ← (ear)	_	_	-	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	-	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL)	_	_	_	_	_	-	1	*	*	-
DIVU	A, ear	2	*2	1	0	Quotient → byte (AL) Remainder → byte (AH) word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	_	_	_	_	_	_	_	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	-	_	_	-	_	-	-	*	*	_
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	-	_	_	-	_	-	_	*	*	-
DIVUW	A, eam	2+	*5	0	*7	$\begin{array}{l} \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A) Remainder} \rightarrow \text{word (ear)} \end{array}$	-	_	-	-	-	-	-	*	*	-
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	_	_	-	_	-	-	-	-	-
MULUW		1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	-	_	_	_
MULUW	,	2	*12	1	0	word (A) *word (ear) → long (A)	_	_	_	_	_	_	_	-	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	_	_	ı	_	1	-	-	ı	-

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13: 5 + (}a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	-	_	1	-	1	-	*	*	1
DIV	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	_	-	1	-	1	-	*	*	-
DIV	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	_	-	1	-	-	-	*	*	_
DIVW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	_	-	1	-	-	-	*	*	_
DIVW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	-	_	-	I	-	I	-	*	*	_
MULU	Α	2	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	_	_	-	_	_	_	_	_	_	_
MULUW		2	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	-	_	_	_	_	_	_	_
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	-	_	-	_	_	_	_	_
MULUW	A, eam	2 +	*13	0	(c)	word (A) *word (eam) → long (A)	_	_	_	_	_	_	_	_	_	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend:Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times$ (b) for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

- When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
- For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 6 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)		- - - -	1 1 1 1 1	- - - -	- - - -	* * * *	* * * *	R R R R R	1 1 1 1 1	_ _ _ _ *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	11111	_ _ _ _	1 1 1 1	- - - -	_ _ _ _	* * * *	* * * *	R R R R R R	11111	_ _ _ _ *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2×(b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)	1 1 1 1	_ _ _ _	1 1 1 1 1	_ _ _ _	_ _ _ _	* * * *	* * * *	R R R R R R	11111	_ _ _ *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	1 1 1	_ _ _	111	_ _ _		* *	* * *	R R R	1 1 1	_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	11111		11111			* * *	* * * * * *	RRRRRR	11111	*
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)		- - - -	1 1 1 1 1	- - - -		* * * * *	* * * * * *	R R R R R R	11111	_ _ _ _ *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)		- - - -		- - - -		* * * * *	* * * * * *	R R R R R R	111111	_ _ _ _ *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)		_ _ _	_ _ _	<u>-</u> -	_ _ _	_ _ _	* * *	* * *	R R R	- -	_ _ *

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mnemo	nic #	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	v	С	RMW
ANDL A, e		6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	-	_	-	_	_	*	*	R R	_	_
ORL A, e	_	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_	_ _	_	_	*	*	R R	_	_ _
XORL A, e		6 7+ (a)	2 0	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	_ _	_	- -	_	_ _	*	*	R R	_	_ _

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 6, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	T	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	-	-	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	_ _	- -	_ _	1	*	*	*	*	- *
NEGW	А	1	2	0	0	word (A) \leftarrow 0 – (A)	_	_	-	_	1	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	_		_	1 1	*	*	*	*	- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 6, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
NRML A, R0	2	*1	1	0	$\begin{array}{l} \text{long (A)} \leftarrow \text{Shift until first digit is "1"} \\ \text{byte (R0)} \leftarrow \text{Current shift count} \end{array}$	1	ı	-	ı	ı	-	*	ı	ı	-

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	1	s	т	N	z	٧	С	RMW
RORC A	2	2	0	0	byte (A) ← Right rotation with carry	_	_	_	-	_	*	*	_	*	_
ROLC A	2	2	0	0	byte (A) ← Left rotation with carry	_	-	-	-	-	*	*	-	*	_
RORC ear	2	3	2	0	byte (ear) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	*
ROLC ear	2	3	2	0	byte (ear) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Left rotation with carry	_	_	-	_	_	*	*	_	*	*
ASR A, R0	2	*1	1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSL A, R0	2	*1	1	0	byte (A) ← Logical left barrel shift (A, R0)	_	_	-	-	-	*	*	-	*	_
ASRWA	1	2	0	0	word (A) ← Arithmetic right shift (A, 1 bit)	_	_	_	-	*	*	*	_	*	_
LSRW A/SHRW A	1	2	0	0	word (A) ← Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	_	*	_
LSLW A/SHLW A	1	2	0	0	word (A) ← Logical left shift (A, 1 bit)	_	_	-	-	-	*	*	-	*	_
ASRWA, R0	2	*1	1	0	word (A) ← Arithmetic right barrel shift (A,	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	R0)	_	_	_	_	*	*	*	_	*	_
LSLW A, R0	2	*1	1	0	word (A) ← Logical right barrel shift (A, R0)	_	_	_	_	_	*	*	_	*	_
					word (A) ← Logical left barrel shift (A, R0)										
ASRL A, R0	2	*2	1	0	long (A) \leftarrow Arithmetic right shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRL A, R0	2	*2	1	0	long (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLL A, R0	2	*2	1	0	long (A) ← Logical left barrel shift (A, R0)	_	_	_	_	_	*	*	_	*	_

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 19 Branch 1 Instructions [31 Instructions]

Mnemoni	ic #	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
BZ/BEQ r	rel 2	*1	0	0	Branch when (Z) = 1	_	-	_	_	_	_	_	_	_	-
BNZ/BNE r	rel 2	*1	0	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLO r	rel 2	*1	0	0	Branch when $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BNC/BHS r	rel 2	*1	0	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
BN rel	2	*1	0	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP rel	2	*1	0	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV rel	2	*1	0	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT rel	2	*1	0	0	Branch when (T) = 1	_	_	_	_	_	_	_	_	_	_
BNT rel	2	*1	0	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BHI rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	-
JMP @A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP addr		3	0	Ö	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
JMP @ea		3	1	0	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
JMP @ea	m 2+	4+ (a)	0	(c)	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
JMPP @ea		5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	_	_	_	_	_	_	_
JMPP @ea		_	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
JMPP addr		4	0	0	word (PC) ← ad24 0 to 15,	_	_	_	_	_	_	_	_	_	_
					(PCB) ← ad24 16 to 23										
CALL @ea	r *4 2	6	1	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
CALL @ea		7+ (a)	0	2× (c)	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
CALL addr		6	0	(c)	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
CALLV #vct4		7	0	2× (c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALLP @ea	-	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
OALLI SEA		_			(PCB) ← (ear) 16 to 23										
CALLP @ea	m *6 2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
C. LLI GOA		(**)			(PCB) ← (eam) 16 to 23										
CALLP addr	24 *7 4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15, (PCB) \leftarrow addr16 to 23	-	-	-	-	-	-	_	-	-	-

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 20 Branch 2 Instructions [19 Instructions]

N	I nemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
CBNE	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) ≠ imm16	_	-	-	-	-	*	*	*	*	_
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE	ear, #imm16, rel	5	*4	1	O´	Branch when word (ear) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) ≠ imm16	_	-	-	_	-	*	*	*	*	_
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	-	_	_	_	*	*	*	_	_
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = (eam) – 1, and (eam) ≠0	_	ı	_	_	-	*	*	*	ı	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	_	-	-	_	-	*	*	*	-	_
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	-	-	_	-	*	*	*	ı	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT	addr16	3	16	Ō	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
RETI		1	15	0	*7	Return from interrupt	_	-	*	*	*	*	*	*	*	_
LINK	#local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	-	-	_	-	_	_	-	ı	_
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	_	_	-	_
RET *8 RETP *9	1	1 1	4 6	0	(c)	Return from subroutine Return from subroutine	_ _	-	_ _	_ _	_ _	_ _	-	<u>-</u>		_ _

^{*1: 5} when branching, 4 when not branching

^{*2: 13} when branching, 12 when not branching

^{*3: 7 + (}a) when branching, 6 + (a) when not branching

^{*4: 8} when branching, 7 when not branching

^{*5: 7} when branching, 6 when not branching

^{*6: 8 + (}a) when branching, 7 + (a) when not branching

^{*7:} Set to $3 \times (b) + 2 \times (c)$ when an interrupt request occurs, and $6 \times (c)$ for return.

^{*8:} Retrieve (word) from stack

^{*9:} Retrieve (long word) from stack

^{*10:} In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (A) \\ word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (AH) \\ word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (PS) \\ (SP) \leftarrow (SP) - 2n, \ ((SP)) \leftarrow (rlst) \end{array}$	1 1 1 1			1 1 1 1	1 1 1 1		1 1 1 1	_ _ _		- - -
POPW A POPW AH POPW PS POPW rist	1 1 1 2	3 3 4 *2	0 0 0 *5	(c) (c) (c) *4	$\begin{array}{l} \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 n \end{array}$		* - -	- * -	 	*	- * -	- * -	- * -	- * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	-	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0	0 0	byte (CCR) ← (CCR) and imm8 byte (CCR) ← (CCR) or imm8		_ _	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8		_ _	_			_		_	-	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam		- * *		1 1 1 1	1 1 1 1			_ _ _	- - -	- - -
ADDSP #imm8 ADDSP #imm16	2	3 3	0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16		_ _	_			-	_	_	_ _	_ _
MOV A, brgl MOV brg2, A	2 2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	_	1 1	1 1	*	*	_	-	_ _
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1	1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank			1 1 1 1 1 1	111111	111111	1 1 1 1 1 1				- - - - -

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (pop count) + 2 \times (last register number to be popped)$, 7 when rlst = 0 (no transfer register)

^{*3: 29 + (}push count) $-3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count \times (c), or push count \times (c)

^{*5:} Pop count or push count.

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	٧	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *		- - -	- - -	* *	* *	- - -	- - -	- - -
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$	_ _ _		_ _ _	_ _ _	_ _ _	* *	* *	_ _ _	_ _ _	* *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- - -		- -	_ _ _	_ _ _	_ _ _	- - -	- - -	- - -	* *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$	_ _ _		- -	- - -	- - -	_ _ _	- - -	_ _ _	_ _ _	* *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	- - -		- -	- - -	_ _ _	_ _ _	* *	- - -	- - -	- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _		_ _ _	_ _ _	_ _ _	_ _ _	* *	_ _ _	_ _ _	- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	_	_	ı	_	_	_	_	_	_	_

^{*1: 8} when branching, 7 when not branching

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 6, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	V	С	RMW	Ì
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	_	_	-	1	ı	١	_	-	_	_	ı
SWAPW	1	2	0	0	word (AH) \leftrightarrow (AL)	_	*	_	_	_	_	_	_	_	_	1
EXT	1	1	0	0	byte sign extension	Χ	_	_	_	_	*	*	_	_	_	ı
EXTW	1	2	0	0	word sign extension	_	Х	_	_	_	*	*	_	_	_	1
ZEXT	1	1	0	0	byte zero extension	Ζ	_	_	_	_	R	*	_	_	_	ì
ZEXTW	1	1	0	0	word zero extension	_	Ζ	_	_	_	R	*	_	_	_	ì
									1						1	

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	_	_	-	_	_	_	_	_	_
MOVSD	2	*2	*5	*3	Byte transfer @AH– ← @AL–, counter = RW0	-	-	-	-	-	_	-	-	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	_
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ ← AL, counter = RW0	ı	_	1	-	ı	*	*	ı	ı	ı
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ ← @AL+, counter = RW0	_	-	١	-	_	-	١	1	_	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	-	_	_	-	-	_	_	_	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH-) - AL, counter = RW0	_	_	-	-	-	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ ← AL, counter = RW0	_	_	_	_	_	*	*	_	_	-

m: RW0 value (counter value)

n: Loop count

^{*1: 5} when RW0 is 0, 4 + $7 \times$ (RW0) for count out, and $7 \times$ n + 5 when match occurs

^{*2: 5} when RW0 is 0, $4 + 8 \times (RW0)$ in any other case

^{*3: (}b) × (RW0) + (b) × (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

^{*4: (}b) × n

^{*5: 2 × (}RW0)

^{*6: (}c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


^{*7: (}c) × n

^{*8: 2 × (}RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F372PMT-G MB90372PMT-G-XXX	144-pin Plastic LQFP (FPT-144P-M12)	XXX is the ROM release number.

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353

Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street,

San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan,

New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

F0208

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.