

# LH1531/M

## 64-Output LCD Common Driver LSI

### DESCRIPTION


The LH1531/M is a 64-output common driver LSI suitable for driving middle or small size dot matrix LCD panels used in electronic organizer or PDA or pager. When combined with the LH1554 segment driver, a low power consuming LCD panel can be composed. Data input/output pins are bidirectional, four data shift directions are pin-selectable.

### FEATURES

- Supply voltage for LCD drive  
: +10.0 to +30.0 V
- Number of LCD drive outputs : 64-output
- Supply voltage for the logic system  
: +2.5 to +5.5 V
- Low power consumption
- Low output impedance
- Shift clock frequency  
: 1.0 MHz (Max.) ( $V_{DD} = +5\text{ V} \pm 10\%$ )  
0.5 MHz (Max.) ( $V_{DD} = +2.5\text{ to }+4.5\text{ V}$ )

- Built-in 64-bit bidirectional shift register (divisible into  $32\text{-bit} \times 2$ )
- Shift register circuit reset function when DISPOFF active
- Available in a Single mode (64-bit shift register) or in a Dual mode ( $32\text{-bit shift register} \times 2$ )
  - ①  $O_1 \rightarrow O_{64}$  Single mode
  - ②  $O_{64} \rightarrow O_1$  Single mode
  - ③  $O_1 \rightarrow O_{32}, O_{33} \rightarrow O_{64}$  Dual mode
  - ④  $O_{64} \rightarrow O_{33}, O_{32} \rightarrow O_1$  Dual mode
- CMOS silicon gate process
- Supports-high resolution LCD panel when combined with the LH1554 segment driver
- Packages :
  - LH1531 : Chip(84-PAD)
  - LH1531M : 100-pin QFP(QFP0100-P-1420)

### PIN CONNECTIONS




8180798 0014060 352

"In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that occur in equipment using any of SHARP's devices, shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest version of the device specification sheets before using any SHARP's device."

499

## BLOCK DIAGRAM



## FUNCTIONAL OPERATIONS OF EACH BLOCK

| BLOCK          | FUNCTION                                                                                                                                                            |
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Shift Register | Shifts data from the data input pin on the falling edge of the CK signal, based on the data shift direction and mode setting received from the control logic block. |
| Level Shifter  | The logic voltage signal is level shifted to the LCD drive voltage level, and outputs to the driver block.                                                          |
| 4-Level Driver | Drives the LCD drive output pins from the shift register data, selecting one of 4 levels ( $V_0$ , $V_1$ , $V_4$ , $V_5$ ) based on the FR and DISPOFF signals.     |
| Control Logic  | Controls the shift register's direction of data shift and mode setting in response to a SHL and MODE signal input.                                                  |
| Test Circuit   | The circuit for the test. During normal operation, it doesn't act.                                                                                                  |

## PIN DESCRIPTION

| PIN NO. | SYMBOL                            | I/O | DESCRIPTION                                       |
|---------|-----------------------------------|-----|---------------------------------------------------|
| 1       | O <sub>21</sub>                   | O   | LCD drive output                                  |
| 2       | NC                                | —   |                                                   |
| 3 - 13  | O <sub>22</sub> -O <sub>32</sub>  | O   | LCD drive output                                  |
| 14 - 17 | NC                                | —   |                                                   |
| 18 - 28 | O <sub>33</sub> -O <sub>43</sub>  | O   | LCD drive output                                  |
| 29      | NC                                | —   |                                                   |
| 30      | O <sub>44</sub>                   | O   | LCD drive output                                  |
| 31      | NC                                | —   |                                                   |
| 32 - 40 | O <sub>45</sub> -O <sub>53</sub>  | O   | LCD drive output                                  |
| 41      | NC                                | —   |                                                   |
| 42 - 50 | O <sub>54</sub> -O <sub>62</sub>  | O   | LCD drive output                                  |
| 51      | NC                                | —   |                                                   |
| 52, 53  | O <sub>63</sub> , O <sub>64</sub> | O   | LCD drive output                                  |
| 54, 55  | NC                                | —   |                                                   |
| 56      | V <sub>0L</sub>                   | —   | Power supply for LCD drive                        |
| 57      | V <sub>1L</sub>                   | —   | Power supply for LCD drive                        |
| 58      | V <sub>4L</sub>                   | —   | Power supply for LCD drive                        |
| 59      | V <sub>5L</sub>                   | —   | Power supply for LCD drive                        |
| 60      | V <sub>SS</sub>                   | —   | Ground (0 V)                                      |
| 61      | TEST <sub>1</sub>                 | I   | Test mode selection input                         |
| 62      | TEST <sub>2</sub>                 | I   | Test mode selection input                         |
| 63      | DIO <sub>2</sub>                  | I/O | Data input/output for shift register              |
| 64      | FR                                | I   | AC-converting signal input for LCD drive waveform |
| 65      | DISPOFF                           | I   | Control input for deselect output level           |
| 66      | SHL                               | I   | Shift direction selection for shift register      |
| 67      | MODE                              | I   | Mode selection input                              |
| 68      | DMIN                              | I   | Dual mode data input                              |
| 69      | CK                                | I   | Shift clock input for shift register              |
| 70      | DIO <sub>1</sub>                  | I/O | Data input/output for shift register              |
| 71      | V <sub>DD</sub>                   | —   | Power supply for logic system (+2.5 to +5.5 V)    |
| 72      | V <sub>5R</sub>                   | —   | Power supply for LCD drive                        |
| 73      | V <sub>4R</sub>                   | —   | Power supply for LCD drive                        |
| 74      | V <sub>1R</sub>                   | —   | Power supply for LCD drive                        |
| 75      | V <sub>0R</sub>                   | —   | Power supply for LCD drive                        |
| 76, 77  | NC                                | —   |                                                   |
| 78, 79  | O <sub>1</sub> , O <sub>2</sub>   | O   | LCD drive output                                  |
| 80      | NC                                | —   |                                                   |
| 81 - 89 | O <sub>3</sub> -O <sub>11</sub>   | O   | LCD drive output                                  |
| 90      | NC                                | —   |                                                   |
| 91 - 99 | O <sub>12</sub> -O <sub>20</sub>  | O   | LCD drive output                                  |
| 100     | NC                                | —   |                                                   |

NOTE : Pin numbers apply to 100-pin QFP.

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER           | SYMBOL    | APPLICABLE PINS                                                    | RATING                 | UNIT | NOTE |
|---------------------|-----------|--------------------------------------------------------------------|------------------------|------|------|
| Supply voltage (1)  | $V_{DD}$  | $V_{DD}$                                                           | -0.3 to +7.0           | V    | 1, 2 |
| Supply voltage (2)  | $V_0$     | $V_{0L}, V_{0R}$                                                   | -0.3 to +32.0          | V    |      |
|                     | $V_1$     | $V_{1L}, V_{1R}$                                                   | -0.3 to $V_0 + 0.3$    | V    |      |
|                     | $V_4$     | $V_{4L}, V_{4R}$                                                   | -0.3 to $V_0 + 0.3$    | V    |      |
|                     | $V_5$     | $V_{5L}, V_{5R}$                                                   | -0.3 to $V_0 + 0.3$    | V    |      |
| Input voltage       | $V_i$     | DIO1, DIO2, DMIN, SHL<br>MODE, CK, FR, $\overline{\text{DISPOFF}}$ | -0.3 to $V_{DD} + 0.3$ | V    |      |
| Storage temperature | $T_{stg}$ |                                                                    | -45 to +125            | °C   |      |

## NOTES :

1.  $T_a = 25^\circ\text{C}$
2. The maximum applicable voltage on any pin with respect to  $V_{SS}$  (0 V).

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER             | SYMBOL    | APPLICABLE PINS  | MIN.  | TYP. | MAX.  | UNIT | NOTE |
|-----------------------|-----------|------------------|-------|------|-------|------|------|
| Supply voltage (1)    | $V_{DD}$  | $V_{DD}$         | +2.5  |      | +5.5  | V    | 1, 2 |
| Supply voltage (2)    | $V_0$     | $V_{0L}, V_{0R}$ | +10.0 |      | +30.0 | V    |      |
| Operating temperature | $T_{opr}$ |                  | -20   |      | +85   | °C   |      |

## NOTES :

1. Ensure that voltages are set such that  $V_{SS} \leq V_5 < V_4 < V_1 < V_0$ .
2. The applicable voltage on any pin with respect to  $V_{SS}$  (0 V).

## DC CHARACTERISTICS

(V<sub>SS</sub>=V<sub>S</sub>=0 V, V<sub>DD</sub>=+2.5 to +5.5 V, V<sub>O</sub>=+10.0 to +30.0 V, T<sub>a</sub>=-20 to +85°C)

| PARAMETER                | SYMBOL            | CONDITIONS                                         |                        | APPLICABLE PINS                                | MIN.                  | TYP. | MAX.               | UNIT | NOTE |
|--------------------------|-------------------|----------------------------------------------------|------------------------|------------------------------------------------|-----------------------|------|--------------------|------|------|
| Input voltage            | V <sub>IH</sub>   |                                                    |                        | DIO1, DIO2, CK, DMIN<br>SHL, FR, DISPOFF, MODE | 0.8V <sub>DD</sub>    |      |                    | V    |      |
|                          | V <sub>IL</sub>   |                                                    |                        |                                                |                       |      | 0.2V <sub>DD</sub> | V    |      |
| Output voltage           | V <sub>OH</sub>   | I <sub>OH</sub> = −0.4 mA                          | DIO1, DIO2             |                                                | V <sub>DD</sub> − 0.4 |      |                    | V    |      |
|                          | V <sub>OL</sub>   | I <sub>OL</sub> = +0.4 mA                          |                        |                                                |                       |      | +0.4               | V    |      |
| Input leakage current    | I <sub>LI</sub>   | V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>DD</sub> |                        | CK, SHL FR DISPOFF<br>DMIN, MODE               |                       |      | ±10.0              | μA   |      |
| I/O leakage leak current | I <sub>LI/O</sub> | V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>DD</sub> |                        | DIO1, DIO2                                     |                       |      | ±10.0              | μA   |      |
| Output resistance        | R <sub>ON</sub>   | ΔV <sub>ON</sub>  <br>= 0.5 V                      | V <sub>O</sub> = +30 V | O1–O64                                         |                       |      | 1.0                | kΩ   |      |
|                          |                   |                                                    | V <sub>O</sub> = +20 V |                                                |                       |      | 1.5                |      |      |
| Stand-by current         | I <sub>STB</sub>  |                                                    |                        | V <sub>SS</sub>                                |                       |      | 50                 | μA   | 1    |
| Supply current (1)       | I <sub>DD</sub>   | V <sub>DD</sub> = +3.0 V                           |                        | V <sub>DD</sub>                                |                       |      | 30.0               | μA   | 2    |
|                          |                   | V <sub>DD</sub> = +5.0 V                           |                        |                                                |                       |      | 50.0               |      |      |
| Supply current (2)       | I <sub>O</sub>    | V <sub>DD</sub> = +3.0 V                           |                        | V <sub>O</sub>                                 |                       |      | 60.0               | μA   |      |
|                          |                   | V <sub>DD</sub> = +5.0 V                           |                        |                                                |                       |      | 100.0              |      |      |

## NOTES :

1. V<sub>DD</sub> = +5.0 V, V<sub>O</sub> = +30.0 V, V<sub>IH</sub> = V<sub>DD</sub>, V<sub>IL</sub> = V<sub>SS</sub>.
2. V<sub>DD</sub> = +5.0 V, V<sub>O</sub> = +30.0 V, f<sub>CK</sub> = 10.2 kHz, f<sub>FR</sub> = 80 Hz, case of 1/128 duty operation, no-load.

## AC CHARACTERISTICS


(V<sub>SS</sub>=V<sub>S</sub>=0 V, V<sub>DD</sub>=+2.5 to +5.5 V, V<sub>O</sub>=+10.0 to +30.0 V, T<sub>a</sub>=-20 to +85°C)

| PARAMETER                   | SYMBOL                              | APPLICABLE PINS                     | V <sub>DD</sub> =2.5 to 4.5V |      | V <sub>DD</sub> =4.5 to 5.5V |      | UNIT |
|-----------------------------|-------------------------------------|-------------------------------------|------------------------------|------|------------------------------|------|------|
|                             |                                     |                                     | MIN.                         | MAX. | MIN.                         | MAX. |      |
| Shift clock period          | t <sub>CK</sub>                     | CK                                  | 2000                         |      | 1000                         |      | ns   |
| Shift clock "H" pulse width | t <sub>WCKH</sub>                   |                                     | 500                          |      | 250                          |      | ns   |
| Data setup time             | t <sub>SU</sub>                     | DIO <sub>1</sub>                    | 200                          |      | 100                          |      | ns   |
| Data hold time              | t <sub>H</sub>                      | DIO <sub>2</sub>                    | 200                          |      | 100                          |      | ns   |
| Input signal rise time      | t <sub>r</sub>                      | CK                                  |                              | 40   |                              | 20   | ns   |
| Input signal fall time      | t <sub>f</sub>                      |                                     |                              | 40   |                              | 20   | ns   |
| DISPOFF removal time        | t <sub>SD</sub>                     | DISPOFF                             | 100                          |      | 100                          |      | ns   |
| DISPOFF "L" pulse width     | t <sub>WDL</sub>                    |                                     | 1.2                          |      | 1.2                          |      | μs   |
| Output delay time (1) *     | t <sub>O</sub>                      | DIO <sub>1</sub> , DIO <sub>2</sub> |                              | 400  |                              | 200  | ns   |
| Output delay time (2) *     | t <sub>pd1</sub> , t <sub>pd2</sub> | O <sub>1</sub> - O <sub>64</sub>    |                              | 2.4  |                              | 1.2  | μs   |
| Output delay time (3) *     | t <sub>pd3</sub>                    |                                     |                              | 2.4  |                              | 1.2  | μs   |

## NOTE :

\* Condition C<sub>L</sub>=15 pF

## TIMING DIAGRAMS



## PIN FUNCTION

| SYMBOL                                                                                                                                           | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|--------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>DD</sub>                                                                                                                                  | Logic system power supply pin connects to +2.5 to +5.5V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| V <sub>SS</sub>                                                                                                                                  | Ground pin connects to 0 V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| V <sub>OR</sub> , V <sub>OL</sub><br>V <sub>1R</sub> , V <sub>1L</sub><br>V <sub>4R</sub> , V <sub>4L</sub><br>V <sub>5R</sub> , V <sub>5L</sub> | Power supply pin for LCD drive voltage bias.<br><ul style="list-style-type: none"> <li>● Normally, the bias voltage is used, that is set by a resistor divider.</li> <li>● Ensure that voltages are set such that <math>V_{SS} \leq V_5 &lt; V_4 &lt; V_1 &lt; V_0</math>.</li> <li>● To further reduce the difference between the output waveforms of LCD drive output pins O<sub>1</sub> and O<sub>64</sub>, externally connect V<sub>1R</sub> and V<sub>1L</sub> (i=0, 1, 4, 5).</li> </ul>                                                                                                                                                                                                                                                                                                                      |
| DIO <sub>1</sub>                                                                                                                                 | Bidirectional shift register shift data input/output pin<br><ul style="list-style-type: none"> <li>● Input pin for right shift, output pin for left shift.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| DIO <sub>2</sub>                                                                                                                                 | Bidirectional shift register shift data input/output pin<br><ul style="list-style-type: none"> <li>● Input pin for left shift, output pin for right shift.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| CK                                                                                                                                               | Bidirectional shift register shift clock pulse input pin<br><ul style="list-style-type: none"> <li>● Data is shifted on the falling edge of the clock pulse.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| SHL                                                                                                                                              | Bidirectional shift register shift direction selection pin<br><ul style="list-style-type: none"> <li>● Data is shifted right when set to V<sub>SS</sub> level "L", and data is shifted left when set to V<sub>DD</sub> level "H".</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| DISPOFF                                                                                                                                          | Control input pin for output deselect level<br><ul style="list-style-type: none"> <li>● The input signal is level-shifted internally from logic voltage level to LCD drive voltage level, and controls LCD drive circuit.</li> <li>● When set to V<sub>SS</sub> level "L", the LCD drive output pins (O<sub>1</sub>-O<sub>64</sub>) are set to level V<sub>5</sub>.</li> <li>● While set to "L", the contents of the shift register are reset, and data reading is stopped. When the DISPOFF function is canceled, the driver outputs deselect level (V<sub>1</sub> or V<sub>4</sub>), and the shift data is read on the falling edge of the CK. At this time, if DISPOFF removal time (t<sub>SD</sub>) can not keep regulation (shown in "AC CHARACTERISTICS"), the Shift data won't be read correctly.</li> </ul> |
| FR                                                                                                                                               | AC signal input for LCD drive waveform<br><ul style="list-style-type: none"> <li>● The input signal is level-shifted internally from logic voltage level to LCD drive voltage level, and controls LCD drive circuit.</li> <li>● Normally, inputs a frame inversion signal.</li> <li>● The LCD drive output pin's output voltage level can be set using the shift register output signal and the FR signal. For details, see "TRUTH TABLE".</li> </ul>                                                                                                                                                                                                                                                                                                                                                               |
| MODE                                                                                                                                             | Mode select pin<br><ul style="list-style-type: none"> <li>● When set V<sub>SS</sub> level "L", Single Mode operation is selected, when set to V<sub>DD</sub> level "H", Dual Mode operation is selected.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| DMIN                                                                                                                                             | Dual Mode data input pin<br><ul style="list-style-type: none"> <li>● According to the data shift direction of the data shift register, data can be input starting from the 33rd bit.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| TEST <sub>1</sub><br>TEST <sub>2</sub>                                                                                                           | Test Mode select pin<br><ul style="list-style-type: none"> <li>● During normal operation, tie to V<sub>SS</sub> level "L".</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| O <sub>1</sub> -O <sub>64</sub>                                                                                                                  | LCD drive output pins<br><ul style="list-style-type: none"> <li>● Corresponding directly to each bit of the shift register, one level (V<sub>0</sub>, V<sub>1</sub>, V<sub>4</sub>, or V<sub>5</sub>) is selected and output.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

## TRUTH TABLE

 $(V_{SS} \leq V_5 < V_4 < V_1 < V_0)$ 

| FR | LATCH DATA | DISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL (O <sub>1</sub> -O <sub>64</sub> ) |
|----|------------|---------|-------------------------------------------------------------------|
| L  | L          | H       | V <sub>4</sub>                                                    |
| L  | H          | H       | V <sub>0</sub>                                                    |
| H  | L          | H       | V <sub>1</sub>                                                    |
| H  | H          | H       | V <sub>5</sub>                                                    |
| X  | X          | L       | V <sub>5</sub>                                                    |

## NOTES :

- L : V<sub>SS</sub> (0 V), H : V<sub>DD</sub> (+2.5 to +5.5 V), X : Don't care.
- "Don't care" should be fixed to "H" or "L", avoiding floating.
- There are two kinds of power supply (logic level voltage and LCD drive voltage) for LCD driver.  
Please supply regular voltage which assigned by specification for each power pin.

## RELATIONSHIP BETWEEN THE DATA I/O PINS AND THE DATA TRANSFER DIRECTION

| MODE          | SHL                | DIO <sub>1</sub> | DIO <sub>2</sub> | DMIN  | DATA TRANSFER DIRECTION           |
|---------------|--------------------|------------------|------------------|-------|-----------------------------------|
| L<br>(Single) | L (shift to right) | Input            | Output           | X     | O <sub>1</sub> → O <sub>64</sub>  |
|               | H (shift to left)  | Output           | Input            | X     | O <sub>64</sub> → O <sub>1</sub>  |
| H<br>(Dual)   | L (shift to right) | Input            | Output           | Input | O <sub>1</sub> → O <sub>32</sub>  |
|               |                    |                  |                  |       | O <sub>33</sub> → O <sub>64</sub> |
|               | H (shift to left)  | Output           | Input            | Input | O <sub>64</sub> → O <sub>33</sub> |
|               |                    |                  |                  |       | O <sub>32</sub> → O <sub>1</sub>  |

## NOTES :

- L : V<sub>SS</sub> (0 V), H : V<sub>DD</sub> (+2.5 to +5.5 V), X : Don't care.
- "Don't care" should be fixed to "H" or "L", avoiding floating.

## INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit




Fig. 2 Input/Output Circuit




Fig. 3 LCD Drive Output Circuit

## CONNECTION EXAMPLES FOR PLURAL COMMON DRIVERS




Fig. 4 Single Mode (Shifting toward right)




Fig. 5 Single Mode (Shifting toward left)




Fig. 6 Dual Mode (Shifting toward right)




Fig. 7 Dual Mode (Shifting toward left)


**PRECAUTION****Precaution when connecting or disconnecting the power**

This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The detail is as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- We recommend you connecting the serial resistor (50 to 100  $\Omega$ ) to the LCD drive power  $V_o$  of the system as a current limiter resistor.

And set up the suitable value of the resistor in consideration of LCD grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore when connecting the logic power supply, connect the LCD drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power supply, set the LCD drive output pins to level  $V_s$  on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LCD drive power. When connecting the power supply, show the following recommend sequence.



## SYSTEM CONFIGURATION EXAMPLE

