SPEC No.	! E L	068	3108	
ISSUE	: Jul.	18.	1995	

To:

# REFERENCE

# SPECIFICATIONS

Product Type 100 Output LCD Common Driver

Model No. LH1532F

%This specifications contains 19 pages including the cover and appendix.
If you have any objections, please contact us before issuing purchasing order.

DATE:

BY: PRESENTED

BY: Janu
Y. SANO
Dept. General Manager

REVIEWED BY:

PREPARED BY:

ENGINEERING DEPARTMENT LOGIC IC ENGINEERING CENTER 5

TENRI INTEGRATED CIRCUITS GICES



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - •Office electronics
    - ·Instrumentation and measuring equipment
    - ·Machine tools
    - ·Audiovisual equipment
    - ·Home appliances
    - ·Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - ·Nainframe computers
    - Traffic control systems
    - ·Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - ·Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - ·Aerospace equipment
    - ·Communications equipment for trunk lines
    - ·Control equipment for the nuclear power industry
    - ·Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



1



	Contents	Page
1.	Summary ·····	rage 2
2.	Features ······	2
3.	Block Diagram	3
4.	Functional Operations of Each Block ·····	3
5.	Pin Configuration ·····	4
6.	Pin Descriptions ·····	4
7.	Description of Functional Operations	7
8.	Precaution ·····	11
9.	Absolute Maximum Ratings ·····	12
10.	Recommended Operating Conditions ······	12
11.	Electrical Characteristics	12
12.	Example of System Configuration	• 14
13.	Example of Typical Characteristic · · · · · · · · · · · · · · · · · · ·	• 15
14.	Package and Packing Specification · · · · · · · · · · · · · · · · · · ·	• 16
		-



#### Summary

The LH1532F is a 100 output common driver LSI. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1542 Segment Driver, a low power consuming, high-precision LC panel display can be assembled. Data input/output pins are bidirectional, four data shift directions are pin-selectable.

#### 2. Features

- Supply voltage for LC drive : +10.0 to +30.0 V
- Number of LC drive outputs : 100
- Low output impedance
- Shift clock frequency : 4.0 MHz (Max.) ( $V_{DL}=+5$   $V\pm10\%$ )
- · Low power consumption
  - Supply voltage for the logic system : +2.5 V to +5.5 V
- Built-in 100-bits bidirectional shift register (divisible into 50-bits x2)
- Available in a single mode (100-bits shift register) or in a dual mode (50-bits shift register x2)
  - $[0_1 \rightarrow 0_{100}]$  Single mode
  - $\frac{9}{2}$   $O_{100} \rightarrow O_{1}$


  - $\{ 0_{100} \rightarrow 0_{51}, 0_{50} \rightarrow 0_{1} \}$

The above 4 shift directions are pin-selectable

- · Shift register circuit reset function when DISPOFF active
- Supports high capacity LC panel display when combined with the LH1542
   Segment Driver
- COMS silicon gate process(P-type Silicon Substrate)
- Package
   : 118 pin TCP (Tape Carrier Package)
- Not designed or rated as radiation hardened








# 4. Functional Operation of Each Block

Block	Function
Shift Register	Shifts data from the data input pin on the falling edge of the
	CK signal, based on the data shift direction and mode setting
	received from the control logic block.
Level Shifter	The logic voltage signal is level-shifted to the LC drive voltage
İ	level, and outputs to the driver block.
4-Level Driver	Drives the LC driver output pins from the shift register data,
	selecting one of 4 levels $(V_0, V_1, V_4, V_5)$ based on the FR and
	DISPOFF signals.
Control Logic	Controls the shift register's direction of data shift and mode
į į	setting in response to a SHL and MODE signal input.



# 5. Pin Configuration





# 6. Pin Descriptions

# 6-1. Pin Designations

Pin No.	Symbol	I/0	Designation
1 to 100	01-0100	0	LC drive output
101, 118	Vol, Von	_	Power supply for LC drive
102, 117	V <sub>1L</sub> ,V <sub>1R</sub>	-	Power supply for LC drive
103, 116	V <sub>4L</sub> ,V <sub>4R</sub>	-	Power supply for LC drive
104. 115	V <sub>5L</sub> ,V <sub>5P</sub>	-	Power supply for LC drive
105	V <sub>ss</sub>	_	Ground (0 V)
106, 113	DIO2.DIO1	I/0	Data input/output for shift register
107	FR	I	AC-converting signal input for LC drive waveform
108	DISPOFF	I	Control input for deselect output level
109	SHL	I	Shift direction selection for shift register
110	MODE	I	Mode selection input
111	DMIN	I	Dual mode data input
112	CK	I	Shift clock input for shift register
114	V <sub>D D</sub>	_	Power supply for logic system (+2.5 to +5.5 V)









# 7. Description of Functional Operations

# 7-1. Pin Functions

Symbol	Function
V <sub>D D</sub>	Logic system power supply pin connects to +2.5 to +5.5 V
	Ground pin connects to 0 V
V <sub>OR</sub> ,V <sub>OL</sub>	Power supply pin for LC driver voltage bias.
	Normally, the bias voltage used is set by a resistor divider.
	•Ensure that voltages are set such that $V_{ss} \subseteq V_3 < V_4 < V_1 < V_0$
	i i
V <sub>5R</sub> ,V <sub>5L</sub>	•To further reduce the difference between the output waveforms of LC
	driver output pins $O_1$ and $O_{100}$ , externally connect $V_{iR}$ and $V_{iL}$
DIO I	(i=0, 1, 4, 5).  Bidirectional shift register shift data input/output pin
DIO <sub>1</sub>	
	Input pin for right shift, output pin for left shift.
	When DIO, is used as input pin for right shift, it will be pull-down.
	When DIO, is used as output pin for left shift, it won't be
D.T.O.	pull-down.
DIO <sub>2</sub>	Bidirectional shift register shift data input/output pin
	•Input pin for left shift, output pin for right shift.
	When DIO <sub>2</sub> is used as input pin for left shift, it will be pull-down.
	When $\mathrm{DIO}_2$ is used as output pin for right shift, it won't be
	pull-down.
CK	Bidirectional shift register shift clock pulse input pin
	•Data is shifted on the falling edge of the clock pulse.
SHL	Bidirectional shift register shift direction selection pin
	Data is shifted right when set to $V_{ss}$ level "L", and data is
	shifted left when set to VDD level "H".
DISPOFF	Control input pin for output deselect level
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•When set to $V_{ss}$ level "L", the LC drive output pins $(\theta_1 - \theta_{100})$ are set
	to level V <sub>5</sub> .
	·While set to "L", the contents of the shift register are reset not
	reading data. When the DISPOFF function is canceled, the driver out-
•	puts deselect level ( $V_1$ or $V_4$ ), and the shift data is reading on the
	falling edge of the CK. That time, if DISPOFF removal time can not
	keep regulation what is shown AC characteristics (Page 13), the shif
	data is not reading correctly.
FR	AC signal input for driving waveform
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•Nomally, inputs a frame inversion signal.
	•The LC driver output pin's output voltage level can be set using
	the shift register output signal and the FR signal.
	•Truth table is shown in 7-2-1.
MODE	Mode select pin
	•When set $V_{ss}$ level "L". Single Mode operation is selected, when set
1	to V <sub>DD</sub> level "H", Dual Mode operation is selected.



Symbol:	Function
DMIN	Dual Mode data input pin According to the data shift direction of the data shift register, data can be input starting from the 51st bit. When the chip is used as Dual Mode. DMIN will be pull-down. When the chip is used as Single Mode. DMIN won't be pull-down.
01-0100	LC driver output pins •Corresponding directly to each bit of the shift register, one level $(V_0,\ V_1,\ V_4,\ or\ V_5)$ is selected and output.

#### 7-2. Functional Operations

# 7-2-1. Truth Table

FR	i	Latch Data	DISPOFF	Driver Output Voltage Level $(0_1-0_{100})$
L	1	L	H	V 4
L	:	Н	Н	V <sub>o</sub>
Н	:	L	H	V ,
Н	i	Н	Н	V 5
Х	1	X	L	V 5


Here,  $V_{ss} \le V_5 < V_4 < V_1 < V_0$ , L: $V_{ss} (0 \text{ V})$ , H: $V_{DD} (+2.5 \text{ V} \text{ to } +5.5 \text{ V})$ , x: Don't care [Note] "Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver, please supply regular voltage which assigned by specification for each power pin.


#### 7-2-2. Relationship between the Data I/O Pins and Data Transfer Direction


MODE	SHL	DIO	DIO2	DMIN	Data Transfer Direction
L	L(shift to right)	Input	Output	X	O <sub>1</sub> → O <sub>100</sub>
(Single)	H(shift to left)	Output	Input	X	$O_{100} \rightarrow O_{1}$
	L(shift to right)	Input	Output	Input	O <sub>1</sub> → -O <sub>50</sub>
Н					$O_{5,1} \rightarrow O_{1,0,0}$
(Dual)	H(shift to left)	Output	Input	Input	$O_{100} \rightarrow O_{51}$
					0 <sub>50</sub> → 0 <sub>1</sub>

Here, L: $V_{ss}(0\ V)$ , H: $V_{DD}(+2.5\ V$  to +5.5 V), x: Don't care [Note] Don't care should be fixed to "H" or "L", avoiding floating.












#### 8. Precaution


OPrecaution when connecting or disconnecting the power
This LSI has a high-voltage LC driver, so it may be permanently damaged by
a high current which may flow if a voltage is supplied to the LC drive
power supply while the logic system power supply is floating.
The detail is as follows.

- •When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- •We recommend you connecting the serial resistor (50 to 100  $\pm$ ) to the LC drive power  $V_0$  of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level  $V_5$  on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.





#### 9. Absolute Maximum Ratings

Parameter	Symbol Condition	ons Applicable pins	Ratings	Unit	
Supply voltage (1)	V <sub>DD</sub>   Ta=25 ℃	V <sub>D</sub> D	-0.3 to $+7.0$	V	
Supply voltage (2)	V <sub>o</sub> Reference	ed Vol.Vor	-0.3 to $+32.0$	V	
	$V_1$ to $V_{ss}(0)$	V) V <sub>1L</sub> ,V <sub>1E</sub>	$-0.3$ to $V_0+0.3$	V	
	V 4	V <sub>41</sub> .V <sub>48</sub>	$-0.3$ to $V_0 + 0.3$	V	
	V <sub>5</sub>	V <sub>5L</sub> .V <sub>5E</sub>	$-0.3$ to $V_0 + 0.3$	V	
Input voltage	V 1	DIO: .DIO: .DMIN.SHL MODE.CK.FR.DISPOFF	$-0.3$ to $V_{DD}+0.3$	V	
Storage temperature	T, , g		-45 to +125	Ì	

#### 10. Recommended Operating Conditions

Parameter	Symbo	1 Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage(1)	V <sub>D</sub> D	Note	V <sub>DD</sub>	+2.5		+5.5	٧
Supply voltage(2)	V <sub>0</sub>	Referenced to V <sub>ss</sub> (0 V)	Vol. Vor	+10.0		+30.0	٧
Operating temperatu	re T.,	į		-20		+85	Ţ

[Note] Ensure that voltages are set such that  $V_{5.5} \le V_5 < V_4 < V_1 < V_0$ 

#### 11. Electrical Characteristics

#### 11-1. DC Characteristics

 $(V_{ss}=V_{5}=0 \text{ V}, V_{DD}=+2.5 \text{ V} \text{ to } +5.5 \text{ V}, V_{0}=+10.0 \text{ to } +30.0 \text{ V}, Ta=-20 \text{ to } +85 \text{ T})$ Parameter |Symbol Conditions | Applicable pins Min. | Typ. | Max. | Unit Input voltage VIH DIO<sub>1</sub>, DIO<sub>2</sub>, CK, DMIN 0.8700 0.2Vpp V<sub>IL</sub> SHL, FR, DISPOFF, MODE ٧  $V_{OH} = I_{OH} = -0.4 \text{ mA}$ v DIO<sub>1</sub>,DIO<sub>2</sub> V . D - 0 . 4 Output voltage  $V_{oL}$   $I_{oL} = +0.4$  mA +0.4 y Input leakage current ILIH VI=VDD CK.SHL.FR.DISPOFF +10.0  $\mu$ A MODE  $I_{LIL} | V_I = V_{SS}$ CK, SHL, FR, DIO1, DIO2 -10.d µA DISPOFF, DMIN, MODE +100.0 μA Input pull-down IPD  $V_{D} = V_{D}$ DIO1.DIO2.DMIN current 0.7 Output resistance Ron  $| \angle Von | V_0 = 30 \ V_0_1 - O_{100}$ 1.0 kΩ  $=0.5 \text{ V } V_0 = 20 \text{ V}$ 1.0 1.5  $V_0 = 10 V$ 1.5 2.0 I<sub>STB</sub> \*1 V<sub>ss</sub> 50.0 μA Stand-by current  $V_{DD} = +3.0V \times 2V_{DD}$ 20.0 Consumed current (1) IDD μΑ  $V_{DD} = +5.0V *3$ 50.0 Αμ | 0.08 Consumed current (2)  $V_{DD} = +3.0V$ \*2V0  $V_{DD} = +5.0V$ \*3 100.0

#### [Note]

- \*1:  $V_{DD} = +5.0 \text{ V}$ ,  $V_0 = +30.0 \text{ V}$ ,  $V_1 = V_{SS}$
- \*2:  $V_{DD}=+3.0$  V,  $V_{0}=+30.0$  V,  $f_{CK}=41.6$  kHz,  $f_{FR}=80$  Hz case of 1/240 duty operation, No-load
- \*3:  $V_{DD}$ =+5.0 V.  $V_{0}$ =+30.0 V.  $f_{CK}$ =41.6 kHz.  $f_{FR}$ =80 Hz case of 1/240 duty operation. No-load




# 11-2. AC Characteristics


 $(V_{ss}=V_{s}=0 \text{ V}, V_{pp}=+2.5 \text{ V} \text{ to } +5.5 \text{ V}, V_{0}=+10.0 \text{ to } +30.0 \text{ V}, Ta=-20 \text{ to } +85 \text{ T})$ 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Shift clock period	tcĸ		250			ns
Shift clock "H" pulse	twckH	V <sub>DD</sub> =+5 V±10%	15			ns
width		$V_{DD} = +2.5$ to $+4.5$ V	30	;		ns
Data setup time	tst		30	i		ns
Data hold time	t <sub>H</sub>		50	;		ns
Input signal rise time	t.				20	ns
Input signal fall time	t <sub>!</sub>			1	20	ns
DISPOFF removal time	tso		100	i		ns
DISPOFF "L" pulse width	twoL		1.2			μs
Output delay time (1)	to	C <sub>L</sub> =15 pF		•	200	ns
Output delay time (2)	todi.toda	C <sub>L</sub> =15 pF		1	1.2	μs
Output delay time (3)	tpd3	C <sub>L</sub> =15 pF		<u> </u>	1.2	μs

# 11-3. Timing Diagram









# 13. Example of Typical Characteristic

 $(Ta=+25 \text{ t. } V_{ss}=0 \text{ V. } V_{DD}=+5.0 \text{ V})$ 

Parameter	Min.	Typ.	Max.	Unit
Typical Fundamental Rating	!	10		ns
Propagation Delay Time	1	-		

# 14. PACKAGE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to drawing No. SPN3341-00

2. Markings

The meanings of the device code printed on each tape carrier package are as follows.

- (1) Date code (example) :  $\frac{4}{a}$   $\frac{3.7}{b}$   $\frac{0}{c}$ 
  - a) denotes the last figure of Anno Domini (of production)
  - b) denotes the week (of production-
  - c) denotes the number of times of alteration
- 3. Packing Specifications

# (1) Packing Materials

Item	Material	Purpose		
Reel -	Anti-static treated plastic (405mm dia.)	Packing of tape carrier package.		
Separator	Anti-static treated PET (188 \( \alpha \) mt)	Protects device and prevents ESD (Electro Static Discharge		
Laminated aluminium bag	$(520 \times 600 \mathrm{mm})$	Keeping dry.		
Adhesive tape paper		Fixing of tape carrier package and sparator.		
Carton	Cardboard(420x420x50mm)	Contains a reel.		
Label	Paper	Indicates production name, lot.No., and quantity.		
Desiccant	Silica gel	Drying of device		

- (2) Packing Form
  - a) Tape carrier package(TCP) is wound on a reel with separators 1 and 2 and the ends of them are fixed with adhesive tape.
  - b) A label indicating production name, lot no, and quantity is stuck on one side of the reel.
  - c) The reel and silica gel is put in a laminated aluminium bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the carton.

# \* Specification of label

TYPE	PRODUCTION NAME			
	LOT NO.			
QUANTITY	QUANTITY			
LOT(DATE)	SHIPPING DATE			

# 4. Miscellaneous

- (1) The length of the tape carrier is 34 46 meters maximum per reel, and depends on shipping quantity.
- (2) Before unpacking, prepare a work bench equipped with anti-static devices. Also, the operater should ware anti-static wrist bands.
- (3) The device, once unpacked, should be stored in a nitrogen gas, room temperature atomosphere and used within 1 week.

ISSUE DATE	AUG.24.1994	APROVE	CHECK	DESIGN	(NOTE)
ISSUE NUMBER	H6806	المارية		<i>←</i> 21.1 (	•
S/C NUMBER		y, Suzum	y Hander	J. Kidoguchi	

