

General Description

The MAX3746 multirate limiting amplifier functions as a data quantizer for SONET, Fibre-Channel, and Gigabit Ethernet optical receivers. The amplifier accepts a wide range of input voltages and provides selectable-level, current-mode logic (CML) output voltages with controlled edge speeds. A received-signal-strength indicator (RSSI) is available when the MAX3746 is DC-coupled to the MAX3744/MAX3724 SFP transimpedance amplifier (TIA). A receiver consisting of the MAX3744/MAX3724 and the MAX3746 can provide up to 19dB RSSI dynamic range. Additional features include a programmable loss-of-signal (LOS) detect, an optional disable function (DISABLE), and an output-signal polarity reversal (OUTPOL). Output disable can be used to implement squelch.

The combination of the MAX3746 and the MAX3744/ MAX3724 allows for the implementation of all the smallform-factor SFF-8472 digital diagnostic specifications using a standard 4-pin TO-46 header.

The MAX3746 is pin-for-pin compatible with the MAX3748A limiting amplifier and consumes 30% less power. The MAX3746 is packaged in a 3mm x 3mm, 16-pin QFN package.

Applications

Gigabit Ethernet SFF/SFP Transceiver Modules Fibre-Channel SFF/SFP Transceiver Modules Multirate OC-12 to OC48-FEC SFF/SFP Transceiver Modules

Features

- **♦ SFP Reference Design Available**
- **♦ Low 115mW Power Consumption**
- ♦ 16-Pin QFN Package with 3mm x 3mm Footprint
- ♦ 70ps Rise and Fall Time
- ♦ Loss-of-Signal with Programmable Threshold
- ♦ RSSI Interface (with MAX3744/MAX3724 TIA)
- **♦ Output Disable**
- ♦ Polarity Select
- ♦ 8.4psp-P Deterministic Jitter (3.2Gbps)
- **♦ Improved EMI Performance**
- **♦ Selectable CML Output levels**
- ♦ Pin Compatible with MAX3748A


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX3746ETE	-40°C to +85°C	16 QFN	T1633F-3

Pin Configuration appears at end of data sheet.

Typical Operating Circuits continued at end of data sheet.

Typical Operating Circuits



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V _{CC})	
Voltage at IN+, IN(VCC	- 2.4V) to (V _{CC} + 0.5V)
Voltage at DISABLE, OUTPOL, RSSI,	
LOS, TH	$0.5V$ to $(V_{CC} + 0.5V)$
Current into LOS	1mA to +9mA
Differential Input Voltage (IN+ - IN-)	2.5V
Continuous Current at CML Outputs	
(OUT+, OUT-)	25mA to +25mA

Continuous Power Dissipation ($T_A = +70$ °C)	
16-Pin QFN (derate 17.7mW above +70°C)	.1.4W
Operating Junction Temperature Range (T _J)55°C to +	150°C
Storage Ambient Temperature Range (Ts)55°C to +	150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.97 \text{V to } +3.63 \text{V}, \text{CML} \text{ output load is } 50\Omega \text{ to } V_{CC}, \text{T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3 \text{V}, \text{T}_{A} = +25 ^{\circ}\text{C}, \text{ unless otherwise specified.}$ The data input transition time is controlled by 4th-order Bessel filter with $f_{-3dB} = 0.75 \times 2.667 \text{GHz}$ for all data rates of 2.667Gbps and below, and with $f_{-3dB} = 0.75 \times 3.2 \text{GHz}$ for a data rate of 3.2Gbps.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Input Resistance	R _{IN}	Single ended to VCC	42	50	58	Ω
Input Patura Logo	se S ₁₁	Single ended, f < 3GHz, DUT is powered on		14		- dB
Input Return Loss	diff S ₁₁	Differential, f < 3GHz, DUT is powered on		15		
Input Sensitivity	V _{IN-MIN}	(Note 1)		2	4	mV _{P-P}
Input Overload	V _{IN-MAX}	(Note 1)	1200			mV _{P-P}
Single-Ended Output Resistance	Rout	Single ended to VCC	42	50	58	Ω
Output Return Loss	diff S ₂₂	Differential, f < 3GHz, DUT is powered on		20		dB
CML Differential Output Voltage		4mV _{P-P} < V _{IN} < 1200mV _{P-P} , OUTPOL connected to V _{CC} or GND	600	800	1000	m)/s s
		$4mV_{P-P} < V_{IN} < 1200mV_{P-P},$ OUTPOL open or connected to $30kΩ$	400	500	600	mV _{P-P}
Differential Output Signal when Disabled		Outputs AC-coupled, V _{IN-MAX} applied to input (Note 2)			10	mV _{P-P}
		K28.5 pattern at 3.2Gbps (Note 2)		8.4	18	
		K28.5 pattern at 3.2Gbps at T _A = +100°C		10.2		
		2 ²³ - 1 PRBS equivalent at 2.7Gbps (Note 2)		11.6	23	
Deterministic Jitter (Note 3)		2 ²³ - 1 PRBS equivalent pattern at 2.7Gbps at T _A = +100°C		13.1		
	DJ	K28.5 pattern at 2.1Gbps		8	20	psp-p
		K28.5 pattern at 2.1Gbps at T _A = +100°C		9.7		1
		2 ²³ - 1 PRBS equivalent pattern at 622Mbps (Note 2)		42.5	69	
		2 ²³ - 1 PRBS equivalent pattern at 622Mbps at T _A = +100°C	_	47.8		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +2.97 \text{V to } +3.63 \text{V}, \text{CML} \text{ output load is } 50\Omega \text{ to } V_{CC}, \text{T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = 3.3 \text{V}, \text{T}_{A} = +25 ^{\circ}\text{C}, \text{ unless otherwise specified.}$ The data input transition time is controlled by 4th-order Bessel filter with $f_{-3dB} = 0.75 \times 2.667 \text{GHz}$ for all data rates of 2.667Gbps and below, and with $f_{-3dB} = 0.75 \times 3.2 \text{GHz}$ for a data rate of 3.2Gbps.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Random Jitter		Input = 4mV _{P-P} (Notes 2, 4)		3	7	psrms
Data Output Transition Time		4mV _{P-P} < V _{INP-P} < 1200mV _{P-P} , 20% to 80% (Note 2)		70	114	ps
Input-ReferredNoise		(Note 2)			150	μV _{RMS}
Low-Frequency Cutoff				20		kHz
		Includes the CML output current; OUTPOL connected to V _{CC} or GND		35	41.5	
Power-Supply Current	Icc	Includes the CML output current; OUTPOL open or connected to 30k Ω to GND		29	35	mA
		Excludes the CML output current and the CM_RSSI circuitry; OUTPOL connected to VCC or GND (Note 5)		20	25	
Power-Supply Noise Rejection	PSNR	f < 2MHz		40		dB
LOSS-OF-SIGNAL (Notes 2, 6)						
LOS Hysteresis		10 log (VDEASSERT / VASSERT)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 7)	2.3		50	μs
Low LOS Assert Level		$R_{TH} = 2k\Omega$	2.6	4	6.4	mV _{P-P}
Low LOS Deassert Level		$R_{TH} = 2k\Omega$		6	9.6	mV _{P-P}
Medium LOS Assert Level		$R_{TH} = 14k\Omega$	19.6	28	31.8	mV _{P-P}
Medium LOS Deassert Level		$R_{TH} = 14k\Omega$		42	54.7	mV _{P-P}
High LOS Assert Level		$R_{TH} = 25k\Omega$	36	50	54.3	mV _{P-P}
High LOS Deassert Level		$R_{TH} = 25k\Omega$		84	114	mV _{P-P}
CM_RSSI SPECIFICATION						
RSSI Current Gain	Arssi	IRSSI / ICM_RSSI (Note 8)		0.031		
V _{CM} to I _{RSSI} 3dB Bandwidth				40		kHz
Input-Referred RSSI Current Stability	IRSS _I ARSS _I	Input < 6.6mA, 0V ≤ V _{RSSI} ≤ 2.5V (Note 9)	-40		+36	μΑ
RSSI Output Compliance Voltage	V _{RSSI}		0		2.0	V
TTL/CMOS I/O						
LOS Output High Voltage	VoH	$R_{LOS} = 4.7 k\Omega$ to $10 k\Omega$ to $Vcc_host (3V)$	2.4			V
LOS Output Low Voltage	Vol	$R_{LOS} = 4.7$ kΩ to 10kΩ to Vcc_host (3.6V)			0.4	V



ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +2.97 \text{V to } +3.63 \text{V}, \text{CML} \text{ output load is } 50\Omega \text{ to } V_{CC}, \text{T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3 \text{V}, \text{T}_{A} = +25 ^{\circ}\text{C}, \text{ unless otherwise specified.}$ The data input transition time is controlled by 4th-order Bessel filter with f_{-3dB} = 0.75 x 2.667GHz for all data rates of 2.667Gbps and below, and with f_{-3dB} = 0.75 x 3.2GHz for a data rate of 3.2Gbps.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DISABLE Input High	V _{IH}		2.0			V
DISABLE Input Low	VIL				0.8	V
DISABLE Input Current		$R_{LOS} = 4.7k\Omega$ to $10k\Omega$ to Vcc_host			10	μΑ


- Note 1: Between sensitivity and overload, all AC specifications are met.
- Note 2: Guaranteed by design and characterization.
- Note 3: The deterministic jitter caused by the filter is not included in the DJ generation specification.
- Note 4: Random jitter was measured without using a filter at the input.
- Note 5: The supply current measurement excludes the CML output currents by connecting the CML outputs to a separate V_{CC}. (See Figure 1.)
- **Note 6:** Hysteresis is calculated as 10 log (V_{DEASSERT} / V_{ASSERT}). Unless otherwise specified, the data rate for all LOS detect specifications varies from 622Mbps up to 3.2Gbps, and the patterns are 1010 or 2²³ 1 PRBS.
- Note 7: The signal is switched between two amplitudes, Signal_On and Signal_Off as shown in Figure 2.
- Note 8: ICM RSSI is the input common-mode current. IRSSI is the current at the RSSI output.
- Note 9: Stability is defined as the variation over temperature and power supply with respect to the typical gain of the part.

Typical Operating Characteristics

($V_{CC} = +3.3V$, $T_A = +25$ °C, unless otherwise noted.)











Typical Operating Characteristics (continued)


($V_{CC} = +3.3V$, $T_A = +25$ °C, unless otherwise noted.)


























Typical Operating Characteristics (continued)


($V_{CC} = +3.3V$, $T_A = +25$ °C, unless otherwise noted.)









vs. TEMPERATURE (2.667Gbps, 2²³ - 1 PRBS)




RSSI CURRENT vs. INPUT TIA CURRENT (MAX3744 and MAX3746)



SINGLE-ENDED OUTPUT SIGNAL



RSSI CURRENT vs. OPTICAL POWER



Pin Description

PIN	NAME	FUNCTION
1, 4	Vcc1	Supply Voltage
2	IN+	Noninverted Input Signal, CML
3	IN-	Inverted Input Signal, CML
5	TH	Loss-of-Signal Threshold Pin. Resistor to ground (R _{TH}) sets the LOS threshold. Connecting this pin to V _{CC} disables the LOS circuitry and reduces power consumption.
6	DISABLE	Disable Input, CMOS/TTL. The data outputs are held static when this pin is asserted high. The LOS function remains active when the outputs are disabled.
7	LOS	Noninverted Loss-of-Signal Output. LOS is asserted high when the signal drops below the assert threshold set by the TH input. The output is open collector.
8, 16	GND	Supply Ground
9	OUTPOL	Output Polarity Control. Connect to GND for an inversion of polarity through the limiting amplifier and connect to V _{CC} for normal operation. See Table 1 for all settings.
10	OUT-	Inverted Data Output, CML
11	OUT+	Noninverted Data Output, CML
12	V _{CC2}	Output Supply
13	RSSI	Received-Signal-Strength Indicator. This current output can be used to obtain a ground-referenced voltage proportional to the photodiode current with the MAX3744 by connecting an external resistor between this pin and GND.
14,15	N.C.	No Connection. Leave open.
EP	EXPOSED PAD	Connect the exposed pad to board ground for optimal electrical and thermal performance.

Detailed Description

The MAX3746 limiting amplifier consists of an input buffer, a multistage amplifier, offset-correction circuitry, an output buffer, power-detection circuitry, and signal-detect circuitry (see the *Functional Diagram*).

Input Buffer

The input buffer is shown in Figure 3. It provides 50Ω termination for each input signal IN+ and IN-. The MAX3746 can be DC- or AC-coupled to a TIA (TIA output offset degrades receiver performance if DC-coupled). The CML input buffer is optimized for the MAX3744/MAX3724 TIA.

Gain Stage

The high-bandwidth multistage amplifier provides approximately 60dB of gain.

Offset Correction Loop

The MAX3746 is susceptible to DC offsets in the signal path because it has high gain. In communication systems using NRZ data with a 50% duty cycle, pulsewidth distortion present in the signal, or generated in the transimpedance amplifier, appears as an input offset and is reduced by the offset correction loop.

CML Output Buffer

The MAX3746 limiting amplifier's CML output provides high tolerance to impedance mismatches and inductive connectors. The OUTPOL setting programs the output current. Connecting the DISABLE pin to VCC disables the output. If the LOS pin is connected to the DISABLE pin, the outputs OUT+ and OUT- are at a static voltage (squelch) whenever the input signal level drops below the LOS threshold. The output common mode remains constant when the part is disabled. The output buffer can be AC- or DC-coupled to the load (Figure 4).




Figure 1. Power-Supply Current Measurement




Figure 3. CML Input Buffer

Power Detect and Loss-of-Signal Indicator

The MAX3746 is equipped with multirate LOS circuitry that indicates when the input signal is below a programmable threshold, set by resistor R_{TH} at the TH pin (see the *Typical Operating Characteristics* for appropriate resistor sizing). An averaging RMS power detector compares the input signal amplitude with this threshold and feeds the signal-detect information to the open-collector LOS output.

To prevent LOS chatter in the region of the programmed threshold, approximately 2dB of hysteresis is




Figure 2. LOS Assert Threshold Set 1dB Below the Minimum by Receiver Sensitivity for Selected R_{TH}




Figure 4. CML Output Buffer

built into the LOS assert/deassert function. Once asserted, the LOS is not deasserted until the input amplitude rises to the required level (VDEASSERT). (See Figures 2 and 5.)

Design Procedure

Program the LOS Assert Threshold

External resistor, R_{TH}, programs the loss-of-signal threshold. See the LOS Threshold vs. R_{TH} graph in the *Typical Operating Characteristics* to select the appropriate resistor.




Figure 5. LOS Output Circuit

Select the Coupling Capacitor

When AC coupling is desired, coupling capacitors C_{IN} and C_{OUT} should be selected to minimize the receiver's deterministic jitter. Jitter is decreased as the input low-frequency cutoff (f_{IN}) is decreased.

$$f_{IN} = 1 / [2\pi(50)(C_{IN})]$$

For ATM/SONET or other applications using scrambled NRZ data, select (C_{IN}, C_{OUT}) \geq 0.1µF, which provides f_{IN} < 32kHz. For Fibre Channel, Gigabit Ethernet, or other applications using 8B/10B data coding, select (C_{IN}, C_{OUT}) \geq 0.01µF, which provides f_{IN} < 320kHz. Refer to Application Note HFAN-1.1, Choosing AC-Coupling Capacitors.

RSSI Implementation

The SFF-8472 Digital Diagnostic specification requires monitoring of input receive power. The MAX3746 and MAX3744 receiver chipset allows for the monitoring of the average receive power by measuring the average DC current of the photodiode.

The MAX3744/MAX3724 preamp measures the average photodiode current and provides the information to the output common mode. The MAX3746 RSSI detect block senses the common-mode DC level of input signals. IN+ and IN- provide a ground-referenced output signal (RSSI) proportional to the photodiode current. The advantage of this implementation is that it allows the TIA to be packaged in a low-cost, conventional 4-pin TO-46 header.

The MAX3746 RSSI output is connected to an analog input channel of the DS1858/DS1859 SFP controller to convert the analog information into a 16-bit word. The DS1858/DS1859 provide the receive-power information to the host board of the optical receiver through a 2-wire interface. The DS1859 allows for internal calibration of the receive power monitor.

The MAX3744/MAX3724 and the MAX3746 have been optimized to achieve RSSI stability of 2.5dB within the 6 μ A to 500 μ A range of average input photodiode current. To achieve the best accuracy, MAXIM recommends receive-power calibration at the low end (6 μ A) and the high end (500 μ A) of the required range. See the RSSI Current Gain graph in the *Typical Operating Characteristics*.

Connecting to the Dallas DS1858/DS1859

For best use of the RSSI monitor, capacitor C1 and resistor R1 shown in the first *Typical Application Circuit* need to be placed as close as possible to the Dallas diagnostic monitor with the ground of C1 and R1 the same as the DS1858/DS1859 ground. Capacitor C1 suppresses system noise on the RSSI signal. R1 = $3k\Omega$ and C1 = $0.1\mu F$ is recommended.

EMI Performance

The MAX3746 has been designed for better EMI performance. To help reduce EMI, special care has been taken to produce symmetrical signal outputs. See the eye diagram of the single-ended output in the *Typical Operating Characteristics*.


Table 1. Logic Table for Polarity and CML Output-Level Settings

OUTPOL	DESCRIPTION
Vcc	Noninverting output with full CML output level
Open	Noninverting output with reduced CML output level
30kΩ to GND	Inverting output with reduced CML output level
GND	Inverting output with full CML output level


Chip Information

TRANSISTOR COUNT: 1385 PROCESS: SiGe Bipolar


Functional Diagram




Typical Operating Circuits (continued)



Typical Operating Circuits (continued)





Pin Configuration



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600