

HD64180S

Network Processing Unit (NPU)

The HD64180S network processing unit (NPU) contains a 2-channel high-speed, multifunction serial interface, 8-bit CPU, 2-channel direct memory access controller (DMAC) with a chained block transfer function, timers, etc., all integrated on a single chip. The HD64180S is thus well suited to multiprotocol communications processing.

The multiprotocol serial communications interface (MSCI) and the asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO) allow high-speed data transfer using various communications protocols.

In particular, the MSCI is capable of handling asynchronous, byte synchronous, and bit synchronous communications protocols. Since the MSCI is connected to the on-chip DMAC, it is possible to realize high-speed single-address DMA transfer (chained-block transfer) in frame units during bit synchronous communications. Furthermore, the flexible processing capability of the HD64180S's CPU ensures compatibility with a wide range of communications protocols.

Features

- CPU
 - Software-compatible with HD64180Z
 - 80-type bus interface
 - On-chip MMU (1 Mbyte physical address space)
- DMAC
 - 2 channels
 - DMA transfer between memory and memory, memory and I/O (memory-mapped I/O), and memory and MSCI
 - Chained-block transfer between memory and MSCI
 - Internal interrupts can be requested
- Multiprotocol serial communications interface (MSCI)
 - Full duplex channel
 - Asynchronous, byte synchronous (mono-, bi-, or external synchronous), or bit synchronous (HDLC or loop), selectable
 - Transmit/receive control using modem control signals (\overline{RTSM} , \overline{CTSM} , and

\overline{DCDM})

- Internal Advanced Digital PLL (ADPLL) clock extraction receive data and/or receive clock noise suppression
- On-chip baud rate generator
- Internal interrupts can be requested
- Maximum transfer rate 7.1 Mbps (with 10 MHz clock)
- Asynchronous serial communications interface /clocked serial I/O port (ASCI/CSIO)
 - Full duplex channel
 - Asynchronous or clocked serial mode (selectable)
 - Transmit/receive control using modem control signals (\overline{RTSA} , \overline{CTSA} , and \overline{DCDA})
 - On-chip baud rate generator
 - Internal interrupts can be requested
- Timers
 - 2 channels
 - 8-bit reloadable up-counter
 - Output waveform generator and external event count functions
 - Internal interrupts can be requested
- Interrupt controller
 - Four external interrupt lines (\overline{NMI} , $\overline{INT_0}$, $\overline{INT_1}$, and $\overline{INT_2}$)
 - Fifteen internal interrupt sources
- Memory access support function
 - Internal refresh controller
 - Internal wait state controller
 - Internal chip-select controller
- Other functions
 - On-chip clock oscillator circuit
 - Low power dissipation modes (sleep and system stop)

Ordering Information


Product name	Max operating frequency	Package
HD64180SCP6	6	CP-84
HD64180SCP8	8	(84-pin PLCC)
HD64180SCP10	10	
HD64180SH6	6.17	FP-80A
HD64180SH8	8	(80-pin QFP)
HD64180SH10	10	

HITACHI

HD64180S

Pin Arrangement

• CP-84




(Top View)

HITACHI

Pin Arrangement (cont)


• FP-80A



(Top View)

HD64180S

Block Diagram



HITACHI

Pin Functions

Power Supply

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
V _{CC}	1, 19, 29, 43, 54	8, 41, 71	Input	+5 V power supply: All V _{CC} pins must be connected to the +5 V system power supply.
V _{SS}	4, 36, 41, 48, 63, 74	24, 29, 35, 60, 74	Input	Ground: All V _{SS} pins must be connected to the system ground (0 V).

Note: 1. To minimize potential variations, use the shortest possible lead length to the V_{CC} and V_{SS} pins.

Clock

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
XTAL	2	72	Input	Crystal resonator input: The input frequency must be twice that of the ϕ clock. When the EXTAL pin is connected to an external clock, the XTAL pin should be left floating.
EXTAL	3	73	Input	Crystal resonator or external clock input: The input frequency must be double that of the ϕ clock. Figures 1 and 2 show crystal resonator and external clock connection diagrams, respectively.
ϕ	84	70	Output	System clock: Supplies the ϕ clock to peripheral devices.




Figure 1 Example of Crystal Resonator Connection

HD64180S




Figure 2 Example of External Clock Connection

Reset

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
RESET	17	6	Input	Reset: When this line is driven active low for 6 or more clock cycles, the HD64180S enters the reset mode and all NPU functions are reset.

Address Lines

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
A ₀ to A ₁₉	30 to 35, 37 to 40, 42, 44 to 47, 49 to 53	18 to 23, 25 to 28, 30 to 34, 36 to 40	Output (High impedance)	Address bus: This 20-bit address bus supports 1 Mbyte of memory and a 64 kbyte (16-bit address width) I/O space. The address bus goes to high impedance during: <ul style="list-style-type: none"> • Reset mode • Bus release mode (when the <u>BUSREQ</u> input line is asserted and control of the bus is passed to another device).

Data Lines

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
D ₀ to D ₇	55 to 62	42 to 49	Input/Output (High impedance)	Data bus: The 8-bit bi-directional data bus handles data input and output.

HITACHI

Memory and I/O Interface Lines

Signal	Pin number		Input/ Output	Remarks	
	CP-84	FP-80A			
\overline{RD}	25	14	Output (High impedance)	Read: This line is asserted during read cycles. When this line is driven low, the data lines are used as inputs.	
\overline{WR}	26	15	Output (High impedance)	Write: This line is asserted during write cycles. When this line is driven low, the data lines are used as outputs.	
\overline{ME}	27	16	Output (High impedance)	Memory enable: This line is used to indicate a memory read or write operation. It is asserted in the following cases: <ul style="list-style-type: none"> • Instruction fetch, operand read, and memory read/write instructions • Memory access during DMA cycles • Refresh cycles 	
\overline{IOE}	28	17	Output (High impedance)	I/O enable: This line is used to indicate an I/O read/write operation. It is asserted in the following cases: <ul style="list-style-type: none"> • I/O read/write instructions • I/O access during DMA cycles • $\overline{INT_0}$ acknowledge cycles 	
\overline{WAIT}	12	1	Input	Wait: This line is used to delay either memory or I/O read/write cycles. If this line is low at the falling edge of a T_2 state, a T_W state is inserted. If the line is still low at the falling edge of the inserted T_W state, an additional T_W state is inserted. This process is repeated until the signal level on this line is high at the falling edge.	
$\overline{CS_0}$	9	79	Output	Chip select: The wait controller partitions the physical address space into three areas. These lines output chip select signals during access to each area.	
$\overline{CS_1}$	10	80	Output		
$\overline{CS_2}$	11	—*1	Output		
				Physical address area accessed	Signal asserted
				PAL area (lower physical address area)	$\overline{CS_0}$
				PAM area (middle physical address area)	$\overline{CS_1}$
				PAH area (upper physical address area)	$\overline{CS_2}^{*1}$

Note: 1. The FP-80A package has no $\overline{CS_2}$ output line.

HD64180S

System Control Signal

Signal	Pin number		Input/ Output	Remarks																																								
	CP-84	FP-80A																																										
$\overline{\text{BUSREQ}}$	18	7	Input	Bus request: This line is asserted by an external device to request control of the bus. When this line is driven low, the internal bus master waits until the end of the current machine cycle, then places the address lines, the data lines, and some of the memory I/O lines (RD, WR, ME, and IOE) in the high impedance state.																																								
$\overline{\text{BUSACK}}$	20	9	Output	Bus acknowledge: This line is used by the internal bus master to notify an external device that a $\overline{\text{BUSREQ}}$ signal has been received and the bus has been released.																																								
$\overline{\text{HALT}}$	24	13	Output	$\overline{\text{HALT}}$: This line is asserted whenever a $\overline{\text{HALT}}$ or SLP instruction is executed. It indicates that the CPU is in the halt, sleep, or system stop mode. This line is also used in conjunction with the LIR and ST lines to indicate the status of the CPU and DMAC.																																								
$\overline{\text{LIR}}$	22	11	Output	Load instruction register: This line is asserted during opcode fetch cycles. This line can also be used to output interface signals to Z80 peripheral chips.																																								
ST	21	10	Output	Status: This line is used, together with $\overline{\text{LIR}}$ and $\overline{\text{HALT}}$, to indicate the internal status of the HD64180S (see table). <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>$\overline{\text{HALT}}$</th> <th>$\overline{\text{LIR}}$</th> <th>ST</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>(1) 1</td> <td>0²</td> <td>0</td> <td>CPU active (first byte of an opcode fetch)</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td></td> </tr> <tr> <td>(2) 1</td> <td>0²</td> <td>1</td> <td>CPU active (second or third byte of an opcode fetch)</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td></td> </tr> <tr> <td>(3) X¹</td> <td>1</td> <td>0</td> <td>DMAC operation</td> </tr> <tr> <td>(4) 1</td> <td>1</td> <td>1</td> <td>Normal operating mode (other than (1), (2), and (3)) Reset mode</td> </tr> <tr> <td>(5) 0</td> <td>0²</td> <td>0</td> <td>Opcode fetch during halt mode (no instructions are executed)</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td></td> </tr> <tr> <td>(6) 0</td> <td>1</td> <td>1</td> <td>Halt mode (other than (3) and (5)) Sleep mode (other than (3)) System stop mode</td> </tr> </tbody> </table>	$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	ST	Status	(1) 1	0 ²	0	CPU active (first byte of an opcode fetch)		1			(2) 1	0 ²	1	CPU active (second or third byte of an opcode fetch)		1			(3) X ¹	1	0	DMAC operation	(4) 1	1	1	Normal operating mode (other than (1), (2), and (3)) Reset mode	(5) 0	0 ²	0	Opcode fetch during halt mode (no instructions are executed)		1			(6) 0	1	1	Halt mode (other than (3) and (5)) Sleep mode (other than (3)) System stop mode
$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	ST	Status																																									
(1) 1	0 ²	0	CPU active (first byte of an opcode fetch)																																									
	1																																											
(2) 1	0 ²	1	CPU active (second or third byte of an opcode fetch)																																									
	1																																											
(3) X ¹	1	0	DMAC operation																																									
(4) 1	1	1	Normal operating mode (other than (1), (2), and (3)) Reset mode																																									
(5) 0	0 ²	0	Opcode fetch during halt mode (no instructions are executed)																																									
	1																																											
(6) 0	1	1	Halt mode (other than (3) and (5)) Sleep mode (other than (3)) System stop mode																																									
$\overline{\text{REF}}$	23	12	Output	Refresh: This line is asserted during DRAM refresh cycles. When $\overline{\text{REF}}$ is low (active), a refresh address is output on the 12 low-order lines (A_0 - A_{11}) of the address bus.																																								

Notes: 1. X: Don't care

2. The upper value shows the $\overline{\text{LIR}}$ pin status when the LIRE bit of the operation mode control register is 1 and the lower value shows the $\overline{\text{LIR}}$ pin status when the LIRE bit is 0.

HITACHI

Interrupt Signals

Signal	Pin number		Input/ Output	Remarks								
	CP-84	FP-80A										
NMI	13	2	Input	Non-maskable interrupt: This line requests a non-maskable interrupt.								
INT ₀	14	3	Input	Interrupt 0: This line requests a level-0 maskable interrupt. There are three different modes for level-0 interrupts (see table).								
				<table border="1"> <thead> <tr> <th>Mode</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Execute the instruction on the data bus</td> </tr> <tr> <td>1</td> <td>Execute the instruction at address 0038H</td> </tr> <tr> <td>2</td> <td>Vector mode</td> </tr> </tbody> </table>	Mode	Description	0	Execute the instruction on the data bus	1	Execute the instruction at address 0038H	2	Vector mode
Mode	Description											
0	Execute the instruction on the data bus											
1	Execute the instruction at address 0038H											
2	Vector mode											
INT ₁	15	4	Input	Interrupt 1 and 2: These lines respectively request a level-1 and level-2 maskable, vectored interrupt.								
INT ₂	16	5	Input									

DMA Signals

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
DREQ ₀	80	66	Input	DMA request for channel 0: This line requests a DMA transfer using internal DMAC channel 0.
DREQ ₁	81	67	Input	DMA request for channel 1: This line requests a DMA transfer using internal DMAC channel 1.
TEND ₀	82	68	Output	Transfer end for channel 0: This line indicates the end of a DMA transfer using internal DMAC channel 0. It is asserted synchronously with the read cycle of the last data transfer.
TEND ₁	83	69	Output	Transfer end for channel 1: This line indicates the end of a DMA transfer using internal DMAC channel 1. It is asserted synchronously with the read cycle of the last data transfer.

4

HD64180S

Serial I/O (MSCI) Signals

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
TXDM	71	57	Output	Transmit data from the MSCI: This line is used to output transmit data from the MSCI.
RXDM	68	54	Input	Receive data to the MSCI: This line is used to input receive data to the MSCI.
TXCM	70	56	Input/Output	Transmit clock for the MSCI: This line is used to input/output the MSCI transmit clock. There are three programmable modes: Input: <ul style="list-style-type: none">• External transmit clock Output: <ul style="list-style-type: none">• Transmit clock from the on-chip baud rate generator• Receive clock (used as the transmit clock)
RXCM	69	55	Input/Output	Receive clock for the MSCI: This line is used to input/output the MSCI receive clock. This line can also be used to input the ADPLL operating clock. There are four programmable modes: Input: <ul style="list-style-type: none">• External receive clock• ADPLL operating clock Output: <ul style="list-style-type: none">• Receive clock extracted by the ADPLL (the baud rate generator provides the ADPLL operating clock)• Receive clock from the baud rate generator
RTSM	65	51	Output	Request to send for MSCI: Indicates that the HD64180S has data to be output to a communications device such as modem. This line can be automatically controlled by MSCI operation (auto-enable function). This line can also be used as a general-purpose output port.
DCDM	66	52	Input	Data carrier detect for MSCI: Indicates that a communications device such as modem is receiving valid data from the communications line. MSCI receive operations can be automatically controlled by this input (auto-enable function). This line can also be used as a general-purpose input port.
CTSM	67	53	Input	Clear to send for MSCI: Indicates that a communications device such as modem is ready to send data to the communications line. MSCI transmit operations can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.

HITACHI

Serial I/O (MSCI) Signals (cont)

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
SYNC	64	50	Input/Output	Synchronization for MSCI: This line is used as an input in external byte synchronous mode. Synchronization is established by detecting the falling edge of SYNC. This line is used as an output in byte synchronous mono-sync or bi-sync mode or bit-synchronous mode. In byte-synchronous mono-sync or bi-sync mode, a low pulse is output immediately after a SYN pattern is detected. In bit-synchronous mode, a low pulse is output immediately after a flag pattern is detected. In the asynchronous mode, this line is used as an input, but the input value does not affect operation.

Serial I/O (ASCI/CSIO) Signals

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
TXDA	79	65	Output	Transmit data for ASCI/CSIO: This line is used to output transmit data from the ASCI/CSIO.
RXDA	76	62	Input	Receive data for ASCI/CSIO: This line is used to input receive data to the ASCI/CSIO.
TXCA	78	64	Input/Output	Transmit clock for ASCI/CSIO: This line is used to input/output the ASCI/CSIO transmit clock. There are two programmable modes: Input: • External transmit clock Output: • Transmit clock from the on-chip baud rate generator
RXCA	77	63	Input/Output	Receive clock for ASCI/CSIO: This line is used to input/output the ASCI/CSIO receive clock. There are two programmable modes: Input: • External receive clock Output: • Receive clock from the on-chip baud rate generator
RTSA	72	58	Output	Request to send for ASCI/CSIO: Indicates that the HD64180S has data to be output to a communications device such as a modem. This line can be automatically controlled by ASCI/CSIO operation (auto-enable function). This line can also be used as a general-purpose output port.

HD64180S

Serial I/O (ASCI/CSIO) Signals (cont)

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
DCDA	73	59	Input	Data carrier detect for ASCI/CSIO: Indicates that a communications device such as a modem is receiving valid signals from the communications line. ASCI/CSIO receive operations can be automatically controlled by this input (auto-enable function). This line can also be used as a general-purpose input port.
CTSA	75	61	Input	Clear to send for ASCI/CSIO: Indicates that a communications device such as modem is ready to send data to the communications line. ASCI/CSIO transmit operations can be controlled automatically by this input (auto-enable function). This line can also be used as a general-purpose input port.

Timer Lines

Signal	Pin number		Input/ Output	Remarks
	CP-84	FP-80A		
TIN ₀	5	75	Input	Timer inputs for channels 0 and 1: Event counter signals are input via these lines.
TIN ₁	6	76	Input	
TOUT ₀	7	77	Output	Timer outputs for channels 0 and 1: Timer signals are output via these lines.
TOUT ₁	8	78	Output	
