

# Pseudo Differential, 600kSPS, 12- & 10-Bit ADCs in 8-lead SOT-23

### Preliminary Technical Data

AD7453/AD7443

#### **FEATURES**

Specified for  $V_{DD}$  of 2.7 V to 5.25 V Low Power at max Throughput Rate: 3.75 mW typ at 1MSPS with  $V_{DD}=3$  V 9 mW typ at 1MSPS with  $V_{DD}=5$  V Pseudo Differential Analog Input WideInput Bandwidth:

70dB SINAD at 100kHz Input Frequency Flexible Power/Serial Clock Speed Management No Pipeline Delays

High Speed Serial Interface - SPI<sup>TM</sup>/QSPI<sup>TM</sup>/
MICROWIRE<sup>TM</sup>/ DSP Compatible
Power-Down Mode: 1μA max
8 Pin SOT-23 and μSOIC Packages

APPLICATIONS

Transducer Interface
Battery Powered Systems
Data Acquisition Systems
Portable Instrumentation
Motor Control
Communications

#### GENERAL DESCRIPTION

The AD7453/AD7443 are respectively 12- and 10-bit, low power, successive-approximation (SAR) analog-to-digital converters that feature a pseudo differential analog input. These parts operate from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 600kSPS.

The parts contains a low-noise, wide bandwidth, differential track and hold amplifier (T/H) which can handle input frequencies in excess of 1MHz with the -3dB point being 20MHz typically. The reference voltage is 2.5 V and is applied externally to the  $V_{\rm REF}$  pin.

The conversion process and data acquisition are controlled using  $\overline{CS}$  and the serial clock allowing the device to interface with Microprocessors or DSPs. The input signals are sampled on the falling edge of  $\overline{CS}$  and the conversion is also initiated at this point.


The SAR architecture of these parts ensures that there are no pipeline delays.

MICROWIRE is a trademark of National Semiconductor Corporation. SPI and QSPI are trademarks of Motorola, Inc.

#### REV. PrA 24/05/02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### FUNCTIONAL BLOCK DIAGRAM



The AD7453/43 use advanced design techniques to achieve very low power dissipation at high throughput rates.

#### PRODUCT HIGHLIGHTS

- 1. Operation with 2.7 V to 5.25 V power supplies.
- 2. Low Power Consumption.
  - With a 3V supply, the AD7453/43 offer 3.75mW typ power consumption for 600kSPS throughput.
- 3. Pseudo Differential Analog Input.
  - The V<sub>IN-</sub> input can be used as an offset from ground
- 4.Flexible Power/Serial Clock Speed Management.

  The conversion rate is determined by the serial clock, allowing the power to be reduced as the conversion time is reduced through the serial clock speed increase. These parts also feature a shutdown mode to maximize power efficiency at lower throughput rates.
- 5. No Pipeline Delay.
- 6. Accurate control of the sampling instant via a  $\overline{\text{CS}}$  input and once off conversion control.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

## AD7453 - SPECIFICATIONS<sup>1</sup>

(  $V_{DD}=2.7V$  to 5.25V,  $~f_{SCLK}=12MHz,~f_S=600kSPS,~V_{REF}=2.5~V;~F_{IN}=100kHz;~T_A=T_{MIN}$  to  $T_{MAX},~unless$  otherwise noted.)

Parameter	<b>Test Conditions/Comments</b>	B Version <sup>1</sup>	Unit	
DYNAMIC PERFORMANCE Signal to (Noise + Distortion)		70	In .	
(SINAD) <sup>2</sup>	00 ID 4	70	dB min	
Total Harmonic Distortion (THD) <sup>2</sup>	-80dB typ -82dB typ	-75 -75	dB max dB max	
Peak Harmonic or Spurious Noise <sup>2</sup> Intermodulation Distortion (IMD) <sup>2</sup>	-62UD typ	-73	UD Max	
Second Order Terms		-85	dB typ	
Third Order Terms		-85	dB typ	
Aperture Delay <sup>2</sup>		10	ns typ	
Aperture Jitter <sup>2</sup> Full Power Bandwidth <sup>2</sup>	@ -3 dB	50 20	ps typ MHz typ	
run rowei bandwidth	@ -0.1 dB	2.5	MHz typ	
DC ACCURACY	0.1 42		THE CJP	
Resolution		12	Bits	
Integral Nonlinearity (INL) <sup>2</sup>		± 1	LSB max	
Differential Nonlinearity (DNL) <sup>2</sup>	Guaranteed No Missed Codes			
J . ,	to 12 Bits.	± 1	LSB max	
Offset Error <sup>2</sup>		±3	LSB max	
Gain Error <sup>2</sup>		±3	LSB max	
ANALOG INPUT				
Full Scale Input Span Absolute Input Voltage	$V_{\mathrm{IN+}}$ - $V_{\mathrm{IN-}}$	$ m V_{REF}$	V	
$V_{\mathrm{IN}_{+}} \ V_{\mathrm{IN}_{-}}^{3}$		$ m V_{REF}$	V	
		0.1 to 1	V	
DC Leakage Current	1171 · TD 1	±1	μA max	
Input Capacitance	When in Track When in Hold	20 6	pF typ pF typ	
REFERENCE INPUT			r- yr	
V <sub>REF</sub> Input Voltage	±1% tolerance for			
•	specified performance	2.5	V	
DC Leakage Current		± 1	μA max	
V <sub>REF</sub> Input Capacitance		15	pF typ	
LOGIC INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>	T	0.8	V max	
Input Current, I <sub>IN</sub>	Typically 10nA, $V_{IN} = 0VorV_{DD}$	±1	μA max	
Input Capacitance, $C_{\rm IN}^4$		10	pF max	
LOGIC OUTPUTS	W 5W 1 200 1	0.0	T7 .	
Output High Voltage, V <sub>OH</sub>	$V_{DD} = 5V; I_{SOURCE} = 200 \mu A$	2.8	V min	
Output Low Voltage V.	$V_{DD} = 3V; I_{SOURCE} = 200\mu A$ $I_{SINK} = 200\mu A$	$\begin{array}{c} 2.4 \\ 0.4 \end{array}$	V min V max	
Output Low Voltage, V <sub>OL</sub> Floating-State Leakage Current	ISINK = ΔυυμΑ	0.4 ±1	ν max μA max	
Floating-State Ceakage Current Floating-State Output Capacitance <sup>4</sup>		10	pF max	
Output Coding		Straight	P1	
. 0		(Natural)		
		Binary		

-2- REV. PrA

## AD7453 - SPECIFICATIONS<sup>1</sup>

### AD7453/AD7443

Parameter	Test Conditions/Comments	B Version <sup>1</sup>	Units
CONVERSION RATE			
Conversion Time	1.3µs with a 12MHz SCLK	16	SCLK cycles
Track/Hold Acquisition Time2	Sine Wave Input	200	ns max
Step Input	TBD	TBD	ns max
Throughput Rate <sup>6</sup>		600	kSPS max
POWER REQUIREMENTS			
$V_{DD}$		2.7/5.25	Vmin/max
${ m I_{DD}}^{5,7}$			
Normal Mode(Static)	SCLK On or Off	0.5	mA typ
Normal Mode (Operational)	$V_{DD} = 5 \text{ V}.$	1.8	mA max
-	$V_{DD} = 3 V.$	1.25	mA max
Full Power-Down Mode	SCLK On or Off	1	μA max
Power Dissipation			
Normal Mode (Operational)	$V_{\rm DD} = 5 \text{ V}.$	9	mW max
•	$V_{DD}^{-1} = 3 \text{ V}.$	3.75	mW max
Full Power-Down	$V_{DD}$ =5 V. SCLK On or Off	5	μW max
	$V_{DD} = 3$ V. SCLK On or Off	3	μW max

#### NOTES

REV. PrA -3-

The Notes is a special of the Notes of the

<sup>&</sup>lt;sup>6</sup>See 'Serial Interface Section'.

<sup>&</sup>lt;sup>7</sup>Measured with a midscale DC input.

Specifications subject to change without notice.

# AD7443-SPECIFICATIONS<sup>1</sup>

 $\begin{array}{ll} \textbf{PRELIMINARY TECHNICAL DATA} \\ \textbf{FICATIONS}^{1} & (V_{DD} = 2.7V \text{ to } 5.25V, \ f_{SCLK} = 12MHz, \ f_{S} = 600kSPS, \ V_{REF} = 2.5 \ V; \ F_{IN} = 100kHz; \\ T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}) \end{array}$ 

Parameter	<b>Test Conditions/Comments</b>	B Version <sup>1</sup>	Unit	
DYNAMIC PERFORMANCE Signal to (Noise + Distortion) (SINAD) <sup>2</sup> Total Harmonic Distortion (THD) <sup>2</sup> Peak Harmonic or Spurious Noise <sup>2</sup> Intermodulation Distortion (IMD) <sup>2</sup>	-80dB typ -82dB typ	61 -73 -73	dB min dB max dB max	
Second Order Terms Third Order Terms Aperture Delay <sup>2</sup> Aperture Jitter <sup>2</sup> Full Power Bandwidth <sup>2</sup>	@ -3 dB @ -0.1 dB	-78 -78 10 50 20 2.5	dB typ dB typ ns typ ps typ MHz typ MHz typ	
DC ACCURACY Resolution Integral Nonlinearity (INL) <sup>2</sup> Differential Nonlinearity (DNL) <sup>2</sup> Offset Error <sup>2</sup> Gain Error <sup>2</sup>	Guaranteed No Missed Codes to 10 Bits.	10 ±0.5 ±0.5 ±3 ±3	Bits LSB max LSB max LSB max LSB max	
$\begin{array}{c} \text{ANALOG INPUT} \\ \text{Full Scale Input Span} \\ \text{Absolute Input Voltage} \\ \text{$V_{\rm IN}$}, \\ \text{$V_{\rm IN}$}, \\ \text{$^3$} \\ \text{DC Leakage Current} \\ \text{Input Capacitance} \end{array}$	$V_{\mathrm{IN+}}$ - $V_{\mathrm{IN-}}$ When in Track When in Hold	$V_{REF}$ $V_{REF}$ 0.1 to 1 $\pm 1$ 20 6	V V V μA max pF typ pF typ	
REFERENCE INPUT $V_{REF}$ Input Voltage DC Leakage Current $V_{REF}$ Input Capacitance	±1% tolerance for specified performance	2.5 ±1 15	V μA max pF typ	
$\begin{array}{c} LOGIC \ INPUTS \\ Input \ High \ Voltage, \ V_{INH} \\ Input \ Low \ Voltage, \ V_{INL} \\ Input \ Current, \ I_{IN} \\ Input \ Capacitance, \ {C_{IN}}^4 \end{array}$	Typically 10nA, $V_{IN} = 0VorV_{DD}$	2.4 0.8 ±1 10	V min V max μA max pF max	
LOGIC OUTPUTS Output High Voltage, V <sub>OH</sub> Output Low Voltage, V <sub>OL</sub> Floating-State Leakage Current Floating-State Output Capacitance <sup>4</sup> Output Coding	$\begin{array}{l} V_{DD} = 5V; \ I_{SOURCE} = 200 \mu A \\ V_{DD} = 3V; \ I_{SOURCE} = 200 \mu A \\ I_{SINK} = 200 \mu A \end{array}$	2.8 2.4 0.4 ±1 10 Straight (Natural) Binary	V min V min V max μA max pF max	

## AD7443 - SPECIFICATIONS<sup>1</sup>

### AD7453/AD7443

Parameter	Test Conditions/Comments	B Version <sup>1</sup>	Units
CONVERSION RATE			
Conversion Time	1.3µs with a 12MHz SCLK	16	SCLK cycles
Track/Hold Acquisition Time <sup>2</sup>	Sine Wave Input	200	ns max
1	Step Input	TBD	ns max
Throughput Rate <sup>6</sup>		600	kSPS max
POWER REQUIREMENTS			
$V_{\mathrm{DD}}$ $I_{\mathrm{DD}}^{6,7}$		2.7/5.25	Vmin/max
Normal Mode(Static)	SCLK On or Off	0.5	mA typ
Normal Mode (Operational)	$V_{DD} = 5 \text{ V}.$	1.8	mA max
Normai Wode (Operational)	$V_{DD} = 3 \text{ V}.$	1.25	mA max
Full Power-Down Mode	SCLK On or Off	1.20	μA max
Power Dissipation	SCER On or on	1	μπιπαχ
Normal Mode (Operational)	$V_{DD} = 5 \text{ V}.$	9	mW max
(Operational)	$V_{DD} = 3 V.$ $V_{DD} = 3 V.$	3.75	mW max
Full Power-Down	$V_{DD} = 5$ V. SCLK On or Off	5	μW max
Tun Tower-Down	V <sub>DD</sub> =3 V. SCLK On or Off	3	μW max
	V <sub>DD</sub> =0 V. SCER On of On		μνν πιαχ

REV. PrA -5-

NOTES The provided a property of the provided a property of the provided a provided a property of the provided a provided approvided by a provided a provided approvided by a provided b

<sup>&</sup>lt;sup>6</sup>See 'Serial Interface Section'.

<sup>&</sup>lt;sup>7</sup>Measured with a midscale DC input.

Specifications subject to change without notice.

### AD7453/AD7443

### TIMING SPECIFICATIONS 1,2

(  $V_{DD}=2.7V$  to 5.25V,  $f_{SCLK}=12MHz$ ,  $f_S=600kSPS$ ,  $V_{REF}=2.5$  V;  $F_{IN}=100kHz$ ;  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

Parameter	Limit at $T_{MIN}$ , $T_{MAX}$	Units	Description
f <sub>SCLK</sub> <sup>4</sup>	10	kHz min	
	12	MHz max	
t <sub>CONVERT</sub>	$16 \times t_{SCLK}$		$t_{SCLK} = 1/f_{SCLK}$
	1.3	μs max	
t <sub>QUIET</sub>	25	ns min	Minimum Quiet Time between the End of a Serial Read and the
V -			Next Falling Edge of CS
$t_1$	10	ns min	Minimum CS Pulsewidth
t <sub>2</sub> t <sub>3</sub> <sup>5</sup> t <sub>4</sub> <sup>5</sup>	10	ns min	CS falling Edge to SCLK Falling Edge Setup Time
t <sub>3</sub> <sup>5</sup>	20	ns max	Delay from $\overline{\text{CS}}$ Falling Edge Until SDATA 3-State Disabled
t <sub>4</sub> <sup>5</sup>	40	ns max	Data Access Time After SCLK Falling Edge
t <sub>5</sub>	$0.4 t_{SCLK}$	ns min	SCLK High Pulse Width
t <sub>6</sub>	$0.4 t_{\rm SCLK}$	ns min	SCLK Low Pulse Width
	10	ns min	SCLK Edge to Data Valid Hold Time
t <sub>7</sub> t <sub>8</sub> <sup>6</sup>	10	ns min	SCLK Falling Edge to SDATA 3-State Enabled
-	35	ns max	SCLK Falling Edge to SDATA 3-State Enabled
t <sub>POWER-UP</sub> <sup>7</sup>	1	μs max	Power-Up Time from Full Power-Down

#### NOTES

Specifications subject to change without notice.




Figure 1. AD7453 Serial Interface Timing Diagram




Figure 2. AD7443 Serial Interface Timing Diagram

<sup>&</sup>lt;sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of 1.6 Volts.

<sup>&</sup>lt;sup>2</sup>See Figure 1, Figure 2 and the 'Serial Interface' section.

<sup>&</sup>lt;sup>3</sup>Common Mode Voltage.

<sup>&</sup>lt;sup>4</sup>Mark/Space ratio for the SCLK input is 40/60 to 60/40.

 $<sup>^5</sup>$ Measured with the load circuit of Figure 3 and defined as the time required for the output to cross 0.8 V or 2.4 V with  $V_{DD} = 5$  V and time for an output to cross 0.4 V or 2.0 V for  $V_{DD} = 3$  V.

 $<sup>^{6}</sup>t_{8}$  is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time,  $t_{8}$ , quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

<sup>&</sup>lt;sup>7</sup> See 'Power-up Time' Section.

### AD7453/AD7443

#### ABSOLUTE MAXIMUM RATINGS1

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to GND $\ \ldots \ -0.3 \ V$ to +7 $V$
$V_{IN+}$ to GND0.3 V to $V_{DD}$ + 0.3 V
$V_{IN-}$ to GND0.3 V to $V_{DD}$ + 0.3 V
Digital Input Voltage to GND0.3 V to +7 V
Digital Output Voltage to GND0.3 V to $V_{DD}+0.3$ V
$V_{REF}$ to GND0.3 V to $V_{DD}$ +0.3 V
Input Current to Any Pin Except Supplies <sup>2</sup> ±10mA
Operating Temperature Range
Commercial (A, B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
eq:Junction Temperature
$\theta_{JA}$ Thermal Impedance205.9°C/W ( $\mu SOIC$ )
211.5°C/W (SOT-23)
$\theta_{JC}$ Thermal Impedance 43.74°C/W ( $\mu SOIC$ )
91.99°C/W (SOT-23)
Lead Temperature, Soldering
Vapor Phase (60 secs) +215°C
Infared (15 secs)+220°C
ESD




Figure 3. Load Circuit for Digital Output Timing Specifications

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch up.

#### ORDERING GUIDE

Model	Range	Linearity Error (LSB) <sup>1</sup>	Package Option <sup>4</sup>	Branding Information
AD7453BRT	-40°C to +85°C	±1 LSB	RT-8	TBD
AD7453BRM	-40°C to +85°C	±1 LSB	RM-8	TBD
AD7443BRT	-40°C to +85°C	±0.5 LSB	RT-8	TBD
AD7443BRM	-40°C to +85°C	±0.5 LSB	RM-8	TBD
TBD EVAL-CONTROL BRD2 <sup>3</sup>	Evaluation Board Controller Board			

#### NOTES

<sup>1</sup>Linearity error here refers to Integral Non-linearity Error.

<sup>2</sup>This can be used as a stand-alone evaluation board or in conjunction with the EVALUATION BOARD CONTROLLER for evaluation/demonstration purposes.

<sup>3</sup>EVALUATION BOARD CONTROLLER. This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. To order a complete Evaluation Kit, you will need to order the ADC evaluation board i.e.

TBD, the EVAL-CONTROL BRD2 and a 12V AC transformer. See the TBD technote for more information.

 $^{4}RT = SOT-23; RM = \mu SOIC$ 

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as  $4000\,\mathrm{V}$  readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7453/AD7443 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. PrA -7-

### AD7453/AD7443


#### PIN FUNCTION DESCRIPTION

Pin Mnemonic	Function
$V_{ m REF}$	Reference Input for the AD7453/43. An external 2.5 V reference must be applied to this input. This pin should be decoupled to GND with a capacitor of at least $0.1\mu F$ .
$V_{IN+}$	Non-Inverting Input.
$V_{\mathrm{IN}}$	Inverting Input. This pin sets the ground reference point for the $V_{\rm IN+}$ input. Connect to Ground or to a small DC offset to provide a pseudo ground.
GND	Analog Ground. Ground reference point for all circuitry on the AD7453/43. All analog input signals and any external reference signal should be referred to this GND voltage.
$\overline{C}\overline{S}$	Chip Select. Active low logic input. This input provides the dual function of initiating a conversion on the AD7453/43 and framing the serial data transfer.
SDATA	Serial Data. Logic Output. The conversion result from the AD7453/43 is provided on this out put as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream of the AD7453 consists of four leading zeros followed by the 12 bits of conversion data which are provided MSB first; the data stream of the AD7443 consists of four leading zeros, followed by the 10-bits of conversion data, followed by two trailing zeros. In both cases, the output coding is Straight (Natural) Binary.
SCLK	Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the conversion process.
$V_{DD}$	Power Supply Input. $V_{DD}$ is 2.7 V to 5.25 V. This supply should be decoupled to GND with a 0.1 $\mu F$ Capacitor and a 10 $\mu F$ Tantalum Capacitor.

#### PIN CONFIGURATION 8-LEAD SOT-23



#### PIN CONFIGURATION μSOIC



-8- REV. PrA

#### AD7453/AD7443

#### **TERMINOLOGY**

#### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $f_s/2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

Thus for a 12-bit converter, this is 74 dB and for a 10-bit converter this is 62dB.

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7450, it is defined as:

THD (dB) = 
$$20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second to the sixth harmonics.

#### **Peak Harmonic or Spurious Noise**

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_{\rm S}/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

#### Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD7453/43 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual dis-

tortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.

#### **Aperture Delay**

This is the amount of time from the leading edge of the sampling clock until the ADC actually takes the sample.

#### **Aperture Jitter**

This is the sample to sample variation in the effective point in time at which the actual sample is taken.

#### Full Power Bandwidth

The full power bandwidth of an ADC is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 0.1dB or 3dB for a full scale input.

#### Integral Nonlinearity (INL)

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

#### Differential Nonlinearity (DNL)

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### Offset Error

This is the deviation of the first code transition (000...000 to 000...001) from the ideal (i.e. AGND + 1LSB)

#### Gain Error

This is the deviation of the last code transition (111...110 to 111...111) from the ideal (i.e.,  $V_{\text{REF}}$  - 1LSB), after the Offset Error has been adjusted out.

#### Track/Hold Acquisition Time

The track/hold amplifier returns into track mode on the 13th SCLK rising edge (see the "Serial Interface Section"). The track/hold acquisition time is the minimum time required for the track and hold amplifier to remain in track mode for its output to reach and settle to within 0.5 LSB of the applied input signal.

#### Power Supply Rejection Ratio (PSRR)

The power supply rejection ratio is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of a 200mV p-p sine wave applied to the ADC  $V_{\rm DD}$  supply of frequency fs. The frequency of this input varies from 1 kHz to 1 MHz.

PSRR (dB) = 10 log (Pf/Pfs)

Pf is the power at frequency f in the ADC output; Pfs is the power at frequency fs in the ADC output.

REV. PrA -9-

### AD7453/AD7443

#### SERIAL INTERFACE

Figures 1 and 2 show detailed timing diagrams for the serial interface of the AD7453 and the AD7443 respectively. The serial clock provides the conversion clock and also controls the transfer of data from the device during conversion.  $\overline{\text{CS}}$  initiates the conversion process and frames the data transfer. The falling edge of  $\overline{\text{CS}}$  puts the track and hold into hold mode and takes the bus out of three-state. The analog input is sampled and the conversion initiated at this point. The conversion will require 16 SCLK cycles to complete.

Once 13 SCLK falling edges have occurred, the track and hold will go back into track on the next SCLK rising edge as shown at point B in Figures 1 and 2. On the 16th SCLK falling edge the SDATA line will go back into three-state.

If the rising edge of  $\overline{\text{CS}}$  occurs before 16 SCLKs have elapsed, the conversion will be terminated and the SDATA line will go back into three-state on the 16th SCLK falling edge.

The conversion result from the AD7453/43 is provided on the SDATA output as a serial data streatm. The bits are clocked out on the falling edge of the SCLK input. The data streatm of the AD7453 consists of four leading zeros, followed by 12 bits of conversion data which is provided MSB first; the data stream of the AD7443 consists of four leading zeros, followed by the 10 bits of conversion data, followed by two trailing zeros, which is also provided MSB first. In both cases, the output coding is straight (natural) binary.

16 serial clock cycles are required to perform a conversion and to access data from the AD7453/43.  $\overline{\mbox{CS}}$  going low provides the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out on the subsequent SCLK falling edges beginning with the second leading zero. Thus the first falling clock edge on the serial clock provides the second leading zero. The final bit in the data transfer is valid on the 16th falling edge, having been clocked out on the previous (15th) falling edge.

In applications with a slower SCLK, it may be possible to read in data on each SCLK rising edge i.e. the first rising edge of SCLK after the  $\overline{\text{CS}}$  falling edge would have the leading zero provided and the 15th SCLK edge would have DB0 provided.

-10- REV. PrA