

## **SRIX512**


# 13.56MHz Short Range Contactless Memory Chip With 512-bit EEPROM, Anti-Collision and Anti-Clone Functions

DATA BRIEFING

#### **FEATURES SUMMARY**

- ISO 14443 2 Type B Air Interface Compliant
- ISO 14443 3 Type B Frame Format Compliant
- 13.56MHz Carrier Frequency
- 847kHz Sub-carrier Frequency
- 106 Kbit/s Data Transfer
- France Telecom Proprietary Anti-Clone Function
- 8 bits Chip\_ID based anticollision system
- 2 Count-Down Binary Counters
  - 32 bits each
  - 2<sup>32</sup> units to be counted down
- 64-bit Unique Identifier
- 512-bit EEPROM with Write Protect Feature
- READ BLOCK & WRITE BLOCK (32 Bits)
- Internal Tuning Capacitor
- 1million ERASE/WRITE Cycles
- 10-Year Data Retention
- Self-Timed Programming Cycle
- 5ms Typical Programming Time

Figure 1. Delivery Forms




July 2003 1/6

#### SUMMARY DESCRIPTION

The SRIX512 is a contactless memory, powered by an externally transmitted radio wave. It contains a 512-bit user EEPROM fabricated with STMicroelectronics CMOS technology. The memory is organised as 16 blocks of 32 bits. The SRIX512 is accessed via the 13.56MHz carrier. Incoming data are demodulated and decoded from the received Amplitude Shift Keying (ASK) modulation signal and outgoing data are generated by load variation using Bit Phase Shift Keying (BPSK) coding of a 847kHz sub-carrier. The received ASK wave is 10% modulated. The Data transfer rate between the SRIX512 and the reader is 106Kbit/s in both reception and emission modes.

The SRIX512 follows the ISO 14443 part 2 type B recommendation for the radio-frequency power and signal interface.

Figure 2. Logic Diagram



The SRIX512 targets short range applications which need secure and re-usable products. The SRIX512 includes an anti-collision mechanism that allows it to detect and select tags present at the same time within range of the reader. The anti-collision is based on a probabilistic scanning method using slot markers. The SRIX512 provides an

anti-clone function which allows its authentication. Using the STMicroelectronics single chip coupler, CRX14, it is easy to design a reader with the authentication capability and to build a system with a high level of security.

**Table 1. Signal Names** 

AC1	Antenna Coil
AC0	Antenna Coil

The SRIX512 contactless EEPROM can be randomly read and written in block mode. Each block is composed of 32 bits. It offers a set of 10 commands:

- READ BLOCK
- WRITE\_BLOCK
- INITIATE
- PCALL16
- SLOT\_MARKER
- SELECT
- COMPLETION
- RESET\_TO\_INVENTORY
- AUTHENTICATE
- GET UID

The SRIX512 memory array is divided in three, as described in Figure 3. The first area is a resettable OTP (one time programmable) area in which bits can only be switched from 1 to 0. Using a special command, it is possible to erase all the bits of this area to 1. The second area provides two 32-bit binary counters that can only be decremented from FFFFFFFh to 00000000h, and gives a capacity of 4,294,967,296 units per counter. The last area is the EEPROM area. It is accessible in blocks of 32 bits, and automatically invokes an auto-erase cycle during each WRITE\_BLOCK command.

47/

#### **MEMORY MAPPING**

The SRIX512 is organised as 16 blocks of 32 bits as shown in Figure 3. All blocks are accessible by the READ\_BLOCK command. Depending on the

write access, they can be updated by the WRITE\_BLOCK command. A WRITE\_BLOCK updates all the 32 bits of the block.

Figure 3. SRIX512 Memory Mapping


Block Addr	Msb b <sub>31</sub> b <sub>24</sub>	32 bits Block b <sub>23</sub> b <sub>16</sub> b <sub>15</sub>	Ls b <sub>8</sub> b <sub>7</sub> k	Description	
0		32-bit Boolean Area			
1		32-bit Boolean Area			
2		Resettable OTP bits			
3	32-bit Boolean Area				
4		32-bit Boolean Area			
5	32-bit Binary Counter Count dow		Count down		
6		32-bit Binary Counter		Counter	
7		User Area			
8					
9					
10					
11	User Area			Lockable EEPROM	
12	User Area User Area				
13					
14	User Area				
15	User Area				
255	OTP_Lock_Reg	ST Reserved	Fixed Chip_IC (Option)	System OTP bits	
UID0					
UID1	- 64-bit UID Area		ROM		

#### **PART NUMBERING**

For a list of available options (speed, package, etc.) or for further information on any aspect of this

device, please contact your nearest ST Sales Office.

#### **Table 2. Ordering Information Scheme**



XXX = Given by STMicroelectronics

### **REVISION HISTORY**

**Table 3. Document Revision History** 

Date	Version	Revision Details
11-Jul-2003	1.0	First Issue

47/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong -

India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

