

MOS INTEGRATED CIRCUIT

μ PD42S16805L, 4216805L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM

2 M-WORD BY 8-BIT, HYPER PAGE MODE

Description

The μ PD42S16805L, 4216805L are 2 097 152 words by 8 bits dynamic CMOS RAMs with optional hyper page mode.

Hyper page mode is a kind of the page mode and is useful for the read operation.

The μ PD42S16805L, 4216805L are packed in 28-pin plastic TSOP(II) and 28-pin plastic SOJ.

Features

- Hyper page mode
- Single +3.3 V \pm 0.3 V power supply
- 2 097 152 words by 8 bits organization

Part number	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
μ PD42S16805L-A60, 4216805L-A60	60 ns	104 ns	25 ns
μ PD42S16805L-A70, 4216805L-A70	70 ns	124 ns	30 ns

- μ PD42S16805L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh
μ PD42S16805L	4 096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μ PD4216805L	4 096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh

The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S16805LG5-A60	60 ns	28-pin Plastic TSOP(III) (400 mil)	CAS before RAS self refresh
μPD42S16805LG5-A70	70 ns		
μPD42S16805LG5-A60-7KD	60 ns	28-pin Plastic TSOP (II) (400 mil) Reverse bent	CAS before RAS refresh
μPD42S16805LG5-A70-7KD	70 ns		
μPD42S16805LLE-A60	60 ns	28-pin Plastic SOJ (400 mil)	Hidden refresh
μPD42S16805LLE-A70	70 ns		
μPD4216805LG5-A60	60 ns	28-pin Plastic TSOP (II) (400 mil)	CAS before RAS refresh
μPD4216805LG5-A70	70 ns		
μPD4216805LG5-A60-7KD	60 ns	28-pin Plastic TSOP (II) (400 mil) Reverse bent	RAS only refresh
μPD4216805LG5-A70-7KD	70 ns		
μPD4216805LLE-A60	60 ns	28-pin Plastic SOJ (400 mil)	Hidden refresh
μPD4216805LLE-A70	70 ns		


Quality Grade

Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations (Marking side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A11 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground

Block Diagram



Input/Output Pin Functions

The μPD42S16805L, 4216805L have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A11 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
\overline{RAS} (Row address strobe)	Input	\overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh
\overline{CAS} (Column address strobe)		\overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11 (Address inputs)		Address bus. Input total 21-bit of address signal, upper 12-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 2 097 152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (TASR, TASC) and hold time (TRAH, TCAH) are specified for the activation of \overline{RAS} and \overline{CAS} .
\overline{WE} (Write enable)		Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} .
\overline{OE} (Output enable)		Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next \overline{CAS} cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the \overline{CAS} cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the \overline{CAS} cycle time becomes shorter.


2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode is shorter than that in the fast page mode.

In the hyper page mode, due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the hyper page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

Hyper Page Mode Read Cycle



To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.

- (1) $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
- (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$: active, $\overline{\text{OE}}$: active... t_{WEZ} , t_{WPZ} are effective.
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive... t_{OEZ} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V_T		-0.5 to +4.6	V
Supply Voltage	V_{CC}		-0.5 to +4.6	V
Output Current	I_O		20	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	°C
Storage Temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	V_{IL}		-0.3		+0.8	V
Ambient Temperature	T_a		0		70	°C

Capacitance ($T_a = 25\text{ °C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	RAS, CAS Cycling trc = trc(MIN.) I _O = 0 mA	trac = 60 ns	80	mA	1,2,3
				trac = 70 ns	70		
Standby current	μPD42S16805L	I _{CC2}	RAS, CAS ≧ V _{IH} (MIN.), I _O = 0 mA		0.5	mA	
			RAS, CAS ≧ V _{CC} - 0.2 V, I _O = 0 mA		0.15		
	μPD4216805L	RAS, CAS ≧ V _{IH} (MIN.), I _O = 0 mA		2			
		RAS, CAS ≧ V _{CC} - 0.2 V, I _O = 0 mA		0.5			
RAS only refresh current		I _{CC3}	RAS Cycling CAS ≧ V _{IH} (MIN.) trc = trc(MIN.) I _O = 0 mA	trac = 60 ns	80	mA	1,2,3,4
				trac = 70 ns	70		
Operating current (Hyper page mode)		I _{CC4}	RAS ≦ V _{IL} (MAX.) CAS Cycling thpc = thpc(MIN.) I _O = 0 mA	trac = 60 ns	90	mA	1,2,5
				trac = 70 ns	80		
CAS before RAS refresh current		I _{CC5}	RAS Cycling trc = trc(MIN.) I _O = 0 mA	trac = 60 ns	80	mA	1,2
				trac = 70 ns	70		
CAS before RAS long refresh current (4 096 Cycles / 128 ms, only for the μPD42S16805L)		I _{CC6}	CAS before RAS refresh: 4 096 Cycles / 128 ms RAS, CAS : V _{CC} -0.2 V ≦ V _{IH} ≦ V _{IH} (MAX.) 0 V ≦ V _{IL} ≦ 0.2 V Standby : RAS ≧ V _{CC} -0.2 V Address : V _{IH} or V _{IL} WE, OE : V _{IH} I _O = 0 mA	trac ≦ 1 μs	220	μA	1,2
Self refresh current (CAS before RAS self refresh, only for the μPD42S16805L)		I _{CC7}	RAS, CAS : V _{CC} -0.2 V ≦ V _{IH} ≦ V _{IH} (MAX.) 0 V ≦ V _{IL} ≦ 0.2 V I _O = 0 mA		150	μA	2
Input leakage current		I _{I(L)}	V _I = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current		I _{O(L)}	V _O = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage		V _{OH}	I _O = -2.0 mA	2.4		V	
Low level output voltage		V _{OL}	I _O = +2.0 mA		0.4	V	

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (trc and thpc).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during RAS ≦ V_{IL}(MAX.) and CAS ≧ V_{IH}(MIN.).
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{RC}	104	-	124	-	ns	
RAS Precharge Time	t _{RP}	40	-	50	-	ns	
CAS Precharge Time	t _{CPN}	10	-	10	-	ns	
RAS Pulse Width	t _{RAS}	60	10 000	70	10 000	ns	
CAS Pulse Width	t _{CAS}	10	10 000	12	10 000	ns	
RAS Hold Time	t _{RSH}	10	-	12	-	ns	
CAS Hold Time	t _{CSH}	40	-	50	-	ns	
RAS to CAS Delay Time	t _{RCD}	14	45	14	52	ns	1
RAS to Column Address Delay Time	t _{RAD}	12	30	12	35	ns	1
CAS to RAS Precharge Time	t _{CRP}	5	-	5	-	ns	2
Row Address Setup Time	t _{ASR}	0	-	0	-	ns	
Row Address Hold Time	t _{RAH}	10	-	10	-	ns	
Column Address Setup Time	t _{ASC}	0	-	0	-	ns	
Column Address Hold Time	t _{CAH}	10	-	12	-	ns	
OE Lead Time Referenced to RAS	t _{OES}	0	-	0	-	ns	
CAS to Data Setup Time	t _{CLZ}	0	-	0	-	ns	
OE to Data Setup Time	t _{OLZ}	0	-	0	-	ns	
OE to Data Delay Time	t _{OED}	13	-	15	-	ns	
Transition Time (Rise and Fall)	t _T	1	50	1	50	ns	
Refresh Time	μPD42S16805L	-	128	-	128	ms	3
	μPD4216805L	-	64	-	64	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\overline{\text{tRAD}} \leq \overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}} \leq \overline{\text{tRCD}}(\text{MAX.})$	$\overline{\text{tRAC}}(\text{MAX.})$	$\overline{\text{tRAC}}(\text{MAX.})$
$\overline{\text{tRAD}} > \overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}} \leq \overline{\text{tRCD}}(\text{MAX.})$	$\overline{\text{tAA}}(\text{MAX.})$	$\overline{\text{tRAD}} + \overline{\text{tAA}}(\text{MAX.})$
$\overline{\text{tRCD}} > \overline{\text{tRCD}}(\text{MAX.})$	$\overline{\text{tCAC}}(\text{MAX.})$	$\overline{\text{tRCD}} + \overline{\text{tCAC}}(\text{MAX.})$

$\overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ($\overline{\text{tRAC}}$, $\overline{\text{tAA}}$ or $\overline{\text{tCAC}}$) is to be used for finding out when output data will be available. Therefore, the input conditions $\overline{\text{tRAD}} \geq \overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}} \geq \overline{\text{tRCD}}(\text{MAX.})$ will not cause any operation problems.

2. $\overline{\text{tCRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
3. This specification is applied only to the μPD42S16805L.

Read Cycle

Parameter	Symbol	$\overline{\text{tRAC}} = 60 \text{ ns}$		$\overline{\text{tRAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$\overline{\text{tRAC}}$	-	60	-	70	ns	1
Access Time from $\overline{\text{CAS}}$	$\overline{\text{tCAC}}$	-	15	-	18	ns	1
Access Time from Column Address	$\overline{\text{tAA}}$	-	30	-	35	ns	1
Access Time from $\overline{\text{OE}}$	$\overline{\text{tOEA}}$	-	15	-	18	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$\overline{\text{tRAL}}$	30	-	35	-	ns	
Read Command Setup Time	$\overline{\text{tRCS}}$	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$\overline{\text{tRRH}}$	0	-	0	-	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$\overline{\text{tRCH}}$	0	-	0	-	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	$\overline{\text{tOEZ}}$	0	13	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\overline{\text{tRAD}} \leq \overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}} \leq \overline{\text{tRCD}}(\text{MAX.})$	$\overline{\text{tRAC}}(\text{MAX.})$	$\overline{\text{tRAC}}(\text{MAX.})$
$\overline{\text{tRAD}} > \overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}} \leq \overline{\text{tRCD}}(\text{MAX.})$	$\overline{\text{tAA}}(\text{MAX.})$	$\overline{\text{tRAD}} + \overline{\text{tAA}}(\text{MAX.})$
$\overline{\text{tRCD}} > \overline{\text{tRCD}}(\text{MAX.})$	$\overline{\text{tCAC}}(\text{MAX.})$	$\overline{\text{tRCD}} + \overline{\text{tCAC}}(\text{MAX.})$

$\overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ($\overline{\text{tRAC}}$, $\overline{\text{tAA}}$ or $\overline{\text{tCAC}}$) is to be used for finding out when output data will be available. Therefore, the input conditions $\overline{\text{tRAD}} \geq \overline{\text{tRAD}}(\text{MAX.})$ and $\overline{\text{tRCD}} \geq \overline{\text{tRCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $\overline{\text{tRCH}}(\text{MIN.})$ or $\overline{\text{tRRH}}(\text{MIN.})$ should be met in read cycles.
3. $\overline{\text{tOEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
\overline{WE} Hold Time Referenced to \overline{CAS}	twch	10	-	10	-	ns	1
\overline{WE} Pulse Width	twp	10	-	10	-	ns	1
\overline{WE} Lead Time Referenced to RAS	trwl	10	-	12	-	ns	
\overline{WE} Lead Time Referenced to \overline{CAS}	tcwl	10	-	12	-	ns	
\overline{WE} Setup Time	twcs	0	-	0	-	ns	2
\overline{OE} Hold Time	toeh	0	-	0	-	ns	
Data-in Setup Time	t _{ds}	0	-	0	-	ns	3
Data-in Hold Time	t _{dh}	10	-	10	-	ns	3

- Notes**
1. $t_{wp(MIN)}$ is applied to late write cycles or read modify write cycles. In early write cycles, $t_{wch(MIN)}$ should be met.
 2. If $t_{wcs} \geq t_{wcs(MIN)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $t_{ds(MIN)}$ and $t_{dh(MIN)}$ are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	133	-	157	-	ns	
RAS to \overline{WE} Delay Time	trwd	77	-	89	-	ns	1
\overline{CAS} to \overline{WE} Delay Time	tcwd	32	-	37	-	ns	1
Column Address to \overline{WE} Delay Time	tawd	47	-	54	-	ns	1

- Note 1.** If $t_{wcs} \geq t_{wcs(MIN)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $trwd \geq trwd(MIN)$, $tcwd \geq tcwd(MIN)$, $tawd \geq tawd(MIN)$, and $tcpwd \geq tcpwd(MIN)$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{HPC}	25	-	30	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RASP}	60	125 000	70	125 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{HCAS}	10	10 000	12	10 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	-	10	-	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	-	35	-	40	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPWD}	52	-	59	-	ns	1
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	35	-	40	-	ns	
Read Modify Write Cycle Time	t _{HPRWC}	66	-	75	-	ns	
Data Output Hold Time	t _{DHC}	5	-	5	-	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t _{WEZ}	0	13	0	15	ns	2,3
$\overline{\text{WE}}$ Pulse Width	t _{WPZ}	10	-	10	-	ns	3
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t _{OFR}	0	13	0	15	ns	2,3
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t _{OFCS}	0	13	0	15	ns	2,3


- Notes**
- If $t_{\text{WC}} \geq t_{\text{WC(MIN.)}}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RW}} \geq t_{\text{RW(MIN.)}}$, $t_{\text{CW}} \geq t_{\text{CW(MIN.)}}$, $t_{\text{AW}} \geq t_{\text{AW(MIN.)}}$, and $t_{\text{CPWD}} \geq t_{\text{CPWD(MIN.)}}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 - t_{OFCS(MAX.)}, t_{OFR(MAX.)} and t_{WEZ(MAX.)} define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 - To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: inactive (at the end of read cycle)
 - $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 - t_{OFCS} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 - t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 - $\overline{\text{WE}}$: active, $\overline{\text{OE}}$: active ... t_{WEZ}, t_{WPZ} are effective.
 - $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive ... t_{WEZ} is effective.

Refresh Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t _{CSR}	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{RPC}	5	-	5	-	ns	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{RASS}	100	-	100	-	μs	1
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{RPS}	110	-	130	-	ns	1
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{CHS}	-50	-	-50	-	ns	1
$\overline{\text{WE}}$ Setup Time	t _{WSR}	10	-	10	-	ns	
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t _{WHR}	15	-	15	-	ns	


Note 1. This specification is applied only to the μPD42S16805L.

Read Cycle




■ 6427525 0057390 024 ■

Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle




Read Modify Write Cycle



Hyper Page Mode Read Cycle




Hyper Page Mode Early Write Cycle




Remark \overline{OE} : Don't care


Hyper Page Mode Late Write Cycle



Hyper Page Mode Read Modify Write Cycle



CAS Before RAS Self Refresh Cycle (Only for the μPD42S16805L)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with burst long RAS only refresh, the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh


When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 4 096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Burst Long RAS Only Refresh

When CAS before RAS self refresh and burst RAS only refresh are used in combination, please perform RAS only refresh 4 096 times within an interval of 64 ms or less just before and after setting CAS before RAS self refresh.


For details, please refer to **How to use DRAM User's Manual**.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{OE}}$ = Don't care I/O = Hi - Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$ = Don't care I/O = Hi - Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O : Hi - Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the × 16-bit structure during test mode.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output="1" : Normal write (all memory cells)

Output="0" : Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

28 PIN PLASTIC TSOP(III) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD2-1

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.003} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	18.67 ^{+0.2} _{-0.35}	0.735 ^{+0.008} _{-0.013}
C	10.16	0.400
D	11.18±0.2	0.440 ^{+0.008} _{-0.007}
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138 ^{+0.008} _{-0.007}
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.40±0.20	0.370 ^{+0.008} _{-0.007}
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S16805L, 4216805L.

Types of Surface Mount Device

μ PD42S16805LG5-A $\times\times$, 4216805LG5-A $\times\times$: 28-pin Plastic TSOP (II) (400 mil)

μ PD42S16805LLE-A $\times\times$, 4216805LLE-A $\times\times$: 28-pin Plastic SOJ (400 mil)