16Mx64 SDRAM µSODIMM

for sTSOP

Revision 0.0

Sept. 2001

Revision History

Revision 0.0 (Sept., 2001)

M463S1724DN1 SDRAM µSODIMM

16Mx64 SDRAM µSODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synch. DRAMs with SPD

GENERAL DESCRIPTION

The Samsung M463S1724DN1 is a 16M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung M463S1724DN1 consists of eight CMOS 8M x 16 bit with 4banks Synchronous DRAMs in sTSOP and a 2K EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy substrate. Three 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The M463S1724DN1 is a Small Outline Dual In-line Memory Module and is intended for mounting into 144-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

- Performance range

Part No.	Max Freq. (Speed)
M463S1724DN1 - L7C / C7C	133MHz (7.5ns @ CL=2)
M463S1724DN1 - L7A / C7A	133MHz (7.5ns @ CL=3)
M463S1724DN1 - L1H / C1H	100MHz (10ns @ CL=2)
M463S1724DN1 - L1L / C1L	100MHz (10ns @ CL=3)

- Burst mode operation
- Auto & self refresh capability (4096 Cycles/64ms)
- LVTTL compatible inputs and outputs
- Single 3.3V ± 0.3V power supply
- MRS cycle with address key programs
  Latency (Access from column address)
  Burst length (1, 2, 4, 8 & Full page)
  Data scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial presence detect with EEPROM
- PCB : **Height(30mm)**, double sided component

PIN CONFIGURATIONS (Front side/back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	Vss	2	Vss	51	DQ14	52	DQ46	95	DQ21	96	DQ53
3	DQ0	4	DQ32	53	DQ15	54	DQ47	97	DQ22	98	DQ54
5	DQ1	6	DQ33	55	Vss	56	Vss	99	DQ23	100	DQ55
7	DQ2	8	DQ34	57	NC	58	NC	101	VDD	102	VDD
9	DQ3	10	DQ35	59	NC	60	NC	103	A6	104	A7
11	VDD	12	VDD	Voltage Key				105	A8	106	BA0
13	DQ4	14	DQ36					107	Vss	108	Vss
15	DQ5	16	DQ37					109	A9	110	BA1
17	DQ6	18	DQ38	61	CLK0	62	CKE0	111	A10/AP	112	A11
19	DQ7	20	DQ39	63	VDD	64	VDD	113	VDD	114	VDD
21	Vss	22	Vss	65	RAS	66	CAS	115	DQM2	116	DQM6
23	DQM0	24	DQM4	67	WE	68	CKE1	117	DQM3	118	DQM7
25	DQM1	26	DQM5	69	CS0	70	*A12	119	Vss	120	Vss
27	VDD	28	VDD	71	CS1	72	*A13	121	DQ24	122	DQ56
29	A0	30	A3	73	DU	74	CLK1	123	DQ25	124	DQ57
31	A1	32	A4	75	Vss	76	Vss	125	DQ26	126	DQ58
33	A2	34	A5	77	NC	78	NC	127	DQ27	128	DQ59
35	Vss	36	Vss	79	NC	80	NC	129	VDD	130	VDD
37	DQ8	38	DQ40	81	VDD	82	VDD	131	DQ28	132	DQ60
39	DQ9	40	DQ41	83	DQ16	84	DQ48	133	DQ29	134	DQ61
41	DQ10	42	DQ42	85	DQ17	86	DQ49	135	DQ30	136	DQ62
43	DQ11	44	DQ43	87	DQ18	88	DQ50	137	DQ31	138	DQ63
45	VDD	46	VDD	89	DQ19	90	DQ51	139	Vss	140	Vss
47	DQ12	48	DQ44	91	Vss	92	Vss	141	**SDA	142	**SCL
49	DQ13	50	DQ45	93	DQ20	94	DQ52	143	VDD	144	VDD

PIN NAMES

Pin Name	Function
A0 ~ A11	Address input (Multiplexed)
BA0 ~ BA1	Select bank
DQ0 ~ DQ63	Data input/output
CLK0 ~ CLK1	Clock input
CKE0 ~ CKE1	Clock enable input
CS0 ~ CS1	Chip select input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DQM0 ~ 7	DQM
VDD	Power supply (3.3V)
Vss	Ground
SDA	Serial data I/O
SCL	Serial clock
DU	Don′t use
NC	No connection

* These pins are not used in this module.
** These pins should be NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

PIN CONFIGURATION DESCRIPTION

Pin	Name	Input Function
CLK	*System clock*	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	*Chip select*	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	*Clock enable*	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+t_{SS} prior to valid command.
A0 ~ A11	*Address*	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1	*Bank select address*	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	*Row address strobe*	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	*Column address strobe*	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	*Write enable*	Enables write operation and row precharge. Latches data in starting from $\overline{\text{CAS}}$, $\overline{\text{WE}}$ active.
DQM0 ~ 7	*Data input/output mask*	Makes data output Hi-Z, t_{SHZ} after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
$DQ_{0 \sim 63}$	*Data input/output*	Data inputs/outputs are multiplexed on the same pins.
V_{DD}/V_{SS}	*Power supply/ground*	Power and ground for the input buffers and the core logic.

FUNCTIONAL BLOCK DIAGRAM

CS1
CS0
DQM0
DQM1

U0: LDQM, CS; DQ0–DQ7 ← DQ0 ~ DQ7; UDQM ← DQM4; DQ8–DQ15 ← DQ32 ~ DQ39

U4: UDQM, CS; DQ0 ~ DQ7; LDQM; DQ8 ~ DQ15

U2: LDQM, CS; DQ0–DQ7 ← DQ8 ~ DQ15; UDQM ← DQM5; DQ8–DQ15 ← DQ40 ~ DQ47

U6: UDQM, CS; DQ0 ~ DQ7; LDQM; DQ8 ~ DQ15

DQM2
DQM3

U1: LDQM, CS; DQ0–DQ7 ← DQ16 ~ DQ23; UDQM ← DQM6; DQ8–DQ15 ← DQ48 ~ DQ55

U5: UDQM, CS; DQ0 ~ DQ7; LDQM; DQ8 ~ DQ15

U3: LDQM, CS; DQ0–DQ7 ← DQ24 ~ DQ31; UDQM ← DQM7; DQ8–DQ15 ← DQ56 ~ DQ63

U7: UDQM, CS; DQ0 ~ DQ7; LDQM; DQ8 ~ DQ15

A0 ~ A11, BA0 & 1 → SDRAM U0 ~ U7
RAS → SDRAM U0 ~ U7
CAS → SDRAM U0 ~ U7
WE → SDRAM U0 ~ U7
CKE0 → SDRAM U0 ~ U3
CKE1 → SDRAM U4 ~ U7
DQn — 10Ω → Every DQ pin of SDRAM





To all SDRAMs



Note : Use a zero ohm jumper to isolate A12 from the SDRAM pins in non-256Mbit designs.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-1.0 ~ 4.6	V
Voltage on V_{DD} supply relative to Vss	V_{DD}, V_{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T_{STG}	-55 ~ +150	°C
Power dissipation	P_D	8	W
Short circuit current	I_{OS}	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{DD}	3.0	3.3	3.6	V	
Input high voltage	V_{IH}	2.0	3.0	V_{DDQ}+0.3	V	1
Input low voltage	V_{IL}	-0.3	0	0.8	V	2
Output high voltage	V_{OH}	2.4	-	-	V	I_{OH} = -2mA
Output low voltage	V_{OL}	-	-	0.4	V	I_{OL} = 2mA
Input leakage current	I_{LI}	-10	-	10	uA	3

Notes : 1. V_{IH} (max) = 5.6V AC.The overshoot voltage duration is $\leq$ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is $\leq$ 3ns.
3. Any input 0V $\leq V_{IN} \leq V_{DDQ}$.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A_0 ~ A_{11}, BA0 ~ BA1)	C_{IN1}	25	45	pF
Input capacitance ($\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$)	C_{IN2}	25	45	pF
Input capacitance (CKE0 ~ CKE1)	C_{IN3}	15	25	pF
Input capacitance (CLK0 ~ CLK1)	C_{IN4}	15	21	pF
Input capacitance ($\overline{CS0}$ ~ $\overline{CS1}$)	C_{IN5}	15	25	pF
Input capacitance (DQM0 ~ DQM7)	C_{IN6}	10	15	pF
Data input/output capacitance (DQ0 ~ DQ63)	C_{OUT}	13	18	pF

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, T_A = 0 to 70°C)

Parameter	Symbol	Test Condition	Version				Unit	Note
			-7C	-7A	-1H	-1L		
Operating current (One bank active)	I_{CC1}	Burst length = 1 $t_{RC} \geq t_{RC}(min)$ I_O = 0 mA	560	520	520	520	mA	1
Precharge standby current in power-down mode	$I_{CC2}P$	CKE ≤ $V_{IL}(max)$, t_{CC} = 10ns	16				mA	
	$I_{CC2}PS$	CKE & CLK ≤ $V_{IL}(max)$, t_{CC} =∞	16					
Precharge standby current in non power-down mode	$I_{CC2}N$	CKE ≥ $V_{IH}(min)$, $\overline{CS}$ ≥ $V_{IH}(min)$, t_{CC} = 10ns Input signals are changed one time during 20ns	160				mA	
	$I_{CC2}NS$	CKE ≥ $V_{IH}(min)$, CLK ≤ $V_{IL}(max)$, t_{CC} =∞ Input signals are stable	80					
Active standby current in power-down mode	$I_{CC3}P$	CKE ≤ $V_{IL}(max)$, t_{CC} = 10ns	40				mA	
	$I_{CC3}PS$	CKE & CLK ≤ $V_{IL}(max)$, t_{CC} =∞	40					
Active standby current in non power-down mode (One bank active)	$I_{CC3}N$	CKE ≥ $V_{IH}(min)$, $\overline{CS}$ ≥ $V_{IH}(min)$, t_{CC} = 10ns Input signals are changed one time during 20ns	240				mA	
	$I_{CC3}NS$	CKE ≥ $V_{IH}(min)$, CLK ≤ $V_{IL}(max)$, t_{CC} =∞ Input signals are stable	200				mA	
Operating current (Burst mode)	I_{CC4}	I_O = 0 mA Page burst 4Banks activated t_{CCD} = 2CLKs	680	680	640	640	mA	1
Refresh current	I_{CC5}	$t_{RC} \geq t_{RC}(min)$	1000	920	880	880	mA	2
Self refresh current	I_{CC6}	CKE ≤ 0.2V — C	16				mA	
		L	6.4				mA	

Notes : 1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noted, input swing level is CMOS($V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$)

AC OPERATING TEST CONDITIONS (V_{DD} = 3.3V ± 0.3V, T_A = 0 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version				Unit	Note
		- 7C	- 7A	- 1H	-1L		
Row active to row active delay	t_{RRD}(min)	15	15	20	20	ns	1
$\overline{RAS}$ to $\overline{CAS}$ delay	t_{RCD}(min)	15	20	20	20	ns	1
Row precharge time	t_{RP}(min)	15	20	20	20	ns	1
Row active time	t_{RAS}(min)	45	45	50	50	ns	1
	t_{RAS}(max)	100				us	
Row cycle time	t_{RC}(min)	60	65	70	70	ns	1
Last data in to row precharge	t_{RDL}(min)	2				CLK	2,5
Last data in to Active delay	t_{DAL}(min)	2 CLK + tRP				-	5
Last data in to new col. address delay	t_{CDL}(min)	1				CLK	2
Last data in to burst stop	t_{BDL}(min)	1				CLK	2
Col. address to col. address delay	t_{CCD}(min)	1				CLK	3
Number of valid output data	CAS latency=3	2				ea	4
	CAS latency=2	1					

Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

REFER TO THE INDIVIDUAL COMPONENET, NOT THE WHOLE MODULE.

Parameter		Symbol	- 7C		- 7A		- 1H		- 1L		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2		7.5		10		10		12			
CLK to valid output delay	CAS latency=3	tSAC		5.4		5.4		6		6	ns	1,2
	CAS latency=2			5.4		6		6		7		
Output data hold time	CAS latency=3	tOH	3		3		3		3		ns	2
	CAS latency=2		3		3		3		3			
CLK high pulse width		tCH	2.5		2.5		3		3		ns	3
CLK low pulse width		tCL	2.5		2.5		3		3		ns	3
Input setup time		tSS	1.5		1.5		2		2		ns	3
Input hold time		tSH	0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		5.4		6		6	ns	
	CAS latency=2			5.4		6		6		7		

Notes : 1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Command			CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	$BA_{0,1}$	A_{10}/AP	A_{11}, $A_9 \sim A_0$	Note
Register	Mode register set		H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3
	Self refresh	Entry	H	L	L	L	L	H	X	X			3
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address ($A_0 \sim A_8$)	4
	Auto precharge enable										H		4,5
Write & column address	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address ($A_0 \sim A_8$)	4
	Auto precharge enable										H		4,5
Burst stop			H	X	L	H	H	L	X	X			6
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X	
	All banks									X	H		
Clock suspend or active power down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X				
Precharge power down mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X					V	X			7
No operation command			H	X	H	X	X	X	X	X			
					L	H	H	H					

Notes :

1. OP Code : Operand code
   $A_0 \sim A_{11}$ & $BA_0 \sim BA_1$: Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
   A new command can be issued after 2 clock cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
   The automatical precharge without row precharge command is meant by "Auto".
   Auto/self refresh can be issued only at all banks precharge state.
4. $BA_0 \sim BA_1$: Bank select addresses.
   If both BA_0 and BA_1 are "Low" at read, write, row active and precharge, bank A is selected.
   If both BA_0 is "Low" and BA_1 is "High" at read, write, row active and precharge, bank B is selected.
   If both BA_0 is "High" and BA_1 is "Low" at read, write, row active and precharge, bank C is selected.
   If both BA_0 and BA_1 are "High" at read, write, row active and precharge, bank D is selected.
   If A_{10}/AP is "High" at row precharge, BA_0 and BA_1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
   Another bank read/write command can be issued after the end of burst.
   New row active of the associated bank can be issued at t_{RP} after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
   but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

PACKAGE DIMENSIONS

Units : Millimeters









Detail Z

The used device is 8Mx16 SDRAM, **sTSOP**
SDRAM Part No. : K4S281632D

M463S1724DN1-C(L)7C/7A/1H/1L

- Organization : 8Mx64
- Composition : 8Mx16 * 8
- Used component part # : K4S281632D-NC(L)7C/75/1H/1L
- # of rows in module : 2 Row
- # of banks in component : 4 banks
- Feature : 30mm height & Double sided component
- Refresh : 4K/64ms
- **Contents ;**

Byte #	Function Described	Function Supported				Hex value				Note
		-7C	-7A	-1H	-1L	-7C	-7A	-1H	-1L	
0	# of bytes written into serial memory at module manufacturer	128bytes				80h				
1	Total # of bytes of SPD memory device	256bytes (2K-bit)				08h				
2	Fundamental memory type	SDRAM				04h				
3	# of row address on this assembly	12				0Ch				1
4	# of column address on this assembly	9				09h				1
5	# of module Rows on this assembly	2 row				02h				
6	Data width of this assembly	64 bits				40h				
7	...... Data width of this assembly	-				00h				
8	Voltage interface standard of this assembly	LVTTL				01h				
9	SDRAM cycle time @CAS latency of 3	7.5ns	7.5ns	10ns	10ns	75h	75h	A0h	A0h	2
10	SDRAM access time from clock @CAS latency of 3	5.4ns	5.4ns	6ns	6ns	54h	54h	60h	60h	2
11	DIMM configuraion type	Non parity				00h				
12	Refresh rate & type	15.625us, support self refresh				80h				
13	Primary SDRAM width	x16				10h				
14	Error checking SDRAM width	None				00h				
15	Minimum clock delay for back-to-back random column address	tCCD = 1CLK				01h				
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 & full page				8Fh				
17	SDRAM device attributes : # of banks on SDRAM device	4 banks				04h				
18	SDRAM device attributes : CAS latency	2 & 3	2 & 3	2 & 3	2 & 3	06h	06h	06h	06h	
19	SDRAM device attributes : CS latency	0 CLK				01h				
20	SDRAM device attributes : Write latency	0 CLK				01h				
21	SDRAM module attributes	Non-buffered, non-registered & redundant addressing				00h				
22	SDRAM device attributes : General	+/- 10% voltage tolerance, Burst Read Single bit Write precharge all, auto precharge				0Eh				
23	SDRAM cycle time @CAS latency of 2	7.5ns	10ns	10ns	12ns	75h	A0h	A0h	C0h	2
24	SDRAM access time from clock @CAS latency of 2	5.4ns	6ns	6ns	7ns	54h	60h	60h	70h	2
25	SDRAM cycle time @CAS latency of 1	-	-	-	-	00h	00h	00h	00h	
26	SDRAM access time from clock @CAS latency of 1	-	-	-	-	00h	00h	00h	00h	
27	Minimum row precharge time (=tRP)	15ns	20ns	20ns	20ns	0Fh	14h	14h	14h	
28	Minimum row active to row active delay (tRRD)	15ns	15ns	20ns	20ns	0Fh	0Fh	14h	14h	
29	Minimum RAS to CAS delay (=tRCD)	15ns	20ns	20ns	20ns	0Fh	14h	14h	14h	
30	Minimum activate precharge time (=tRAS)	45ns	45ns	50ns	50ns	2Dh	2Dh	32h	32h	
31	Module Row density	2 row of 64MB				10h				
32	Command and address signal input setup time	1.5ns	1.5ns	2ns	2ns	15h	15h	20h	20h	
33	Command and address signal input hold time	0.8ns	0.8ns	1ns	1ns	08h	08h	10h	10h	
34	Data signal input setup time	1.5ns	1.5ns	2ns	2ns	15h	15h	20h	20h	

Byte #	Function Described	Function Supported				Hex value				Note
		-7C	-7A	-1H	-1L	-7C	-7A	-1H	-1L	
35	Data signal input hold time	0.8ns	0.8ns	10ns	10ns	08h	08h	10h	10h	
36~61	Superset information (maybe used in future)	-				00h				
62	SPD data revision code	Intel Rev 1.2B				12h				
63	Checksum for bytes 0 ~ 62	-				66h	A7h	0Eh	3Eh	
64	Manufacturer JEDEC ID code	Samsung				CEh				
65~71	...... Manufacturer JEDEC ID code	Samsung				00h				
72	Manufacturing location	Onyang Korea				01h				
73	Manufacturer part # (Memory module)	M				4Dh				
74	Manufacturer part # (DIMM Configuration)	4				34h				
75	Manufacturer part # (Data bits)	Blank				20h				
76	...... Manufacturer part # (Data bits)	6				36h				
77	...... Manufacturer part # (Data bits)	3				33h				
78	Manufacturer part # (Mode & operating voltage)	S				53h				
79	Manufacturer part # (Module depth)	1				31h				
80	...... Manufacturer part # (Module depth)	7				37h				
81	Manufacturer part # (Refresh, #of banks in Comp. & Interface)	2				32h				
82	Manufacturer part # (Composition component)	4				34h				
83	Manufacturer part # (Component revision)	D				44h				
84	Manufacturer part # (Package type)	N				4Eh				
85	Manufacturer part # (PCB revision & type)	1				31h				
86	Manufacturer part # (Hyphen)	" - "				2Dh				
87	Manufacturer part # (Power)	L / C				4Ch / 43h				
88	Manufacturer part # (Minimum cycle time)	7	7	1	1	37h	37h	31h	31h	
89	Manufacturer part # (Minimum cycle time)	C	A	H	L	43h	41h	48h	4Ch	
90	Manufacturer part # (TBD)	Blank				20h				
91	Manufacturer revision code (For PCB)	1				31h				
92	...... Manufacturer revision code (For component)	D-die (5th Gen.)				44h				
93	Manufacturing date (Year)	-				-				3
94	Manufacturing date (Week)	-				-				3
95~98	Assembly serial #	-				-				4
99~125	Manufacturer specific data (may be used in future)	Undefined				-				
126	System frequency for 100MHz	100MHz				64h				
127	PC100 specification details	Detailed PC100 Information				CFh	CFh	CFh	CDh	
128+	Unused storage locations	Undefined				-				

Note : 1. The row select address is excluded in counting the total # of addresses.
2. This value is based on the component specification.
3. These bytes are programmed by code of Date Week & Date Year with BCD format.
4. These bytes are programmed by Samsung 's own Assembly Serial # system. All modules may have different unique serial #.