

# OKI Semiconductor

## ML9211

### 56-Bit Duplex/Triplex (1/2 duty / 1/3 duty) VF Controller/Driver with Digital Dimming

#### GENERAL DESCRIPTION

The ML9211 is a full CMOS controller/driver for Duplex or Triplex (1/2 duty or 1/3 duty) vacuum fluorescent display tube. It consists of a 56-segment driver multiplexed to drive up to 168 segments, and 10-bit digital dimming circuit.


ML9211 features a selection of a master mode and a slave mode, and therefore it can be used to expand segments for the VFD driver with keyscan and A/D converter function.

ML9211 provides an interface with a microcontroller only by three signal lines: DATA IN, CLOCK and CS.

#### FEATURES


- Logic supply voltage ( $V_{DD}$ ) : 4.5 to 5.5V
- Driver supply voltage ( $V_{DISP}$ ) : 8 to 18V
- Duplex/Triplex (1/2 duty / 1/3 duty) selectable
  - DUP/ $\overline{TRI}$ =1/2 duty selectable at "H" level
  - DUP/ $\overline{TRI}$ =1/3 duty selectable at "L" level
- Number of display segments
  - Max. 112-segment display (during 1/2 duty mode)
  - Max. 168-segment display (during 1/3 duty mode)
- Master/Slave selectable
  - $M/\overline{S}$ =Master mode selectable at "H" level
  - $M/\overline{S}$ =Slave mode selectable at "L" level
- Interface with a microcontroller
  - Three lines: CS, CLOCK, and DATA IN
- 56-segment driver outputs :  $I_{OH}=-5mA$  at  $V_{OH}=V_{DISP}-0.8V$  (SEG1 to 37)
  - (can be directly connected to VFD tube :  $I_{OH}=-10mA$  at  $V_{OH}=V_{DISP}-0.8V$  (SEG38 to 56)
  - and require no external resistors) :  $I_{OL}=500\mu A$  at  $V_{OL}=2V$  (SEG1 to 56)
- 3-grid pre-driver outputs :  $I_{OH}=-5.0mA$  at  $V_{OH}=V_{DISP}-0.8V$ 
  - (require external drivers) :  $I_{OL}=10mA$  at  $V_{OL}=2V$
- Logic outputs :  $I_{OH}=-200\mu A$  at  $V_{OH}=V_{DD}-0.8V$ 
  - :  $I_{OL}=200\mu A$  at  $V_{OL}=0.8V$
- Built-in digital dimming circuit (10-bit resolution)
- Built-in oscillation circuit (external R and C)
- Built-in Power-On-Reset circuit
- Package options:
  - 80-pin plastic QFP (QFP80-P-1420-0.80-BK) Product name: ML9211GA
  - 80-pin plastic QFP (QFP80-P-1414-0.65-K) Product name: ML9211GP

**BLOCK DIAGRAM**




## INPUT AND OUTPUT CONFIGURATION

### Schematic Diagram of Driver Output Circuit




**PIN CONFIGURATION (TOP VIEW)**



NC: No connection

**80-pin Plastic QFP  
(QFP80-P-1420-0.80-BK)**




NC: No connection

**80-pin Plastic QFP  
(QFP80-P-1414-0.65-K)**

**PIN DESCRIPTIONS**

Symbol	Pin		Type	Description
	QFP-1*	QFP-2*		
V <sub>DISP</sub>	65, 80	63 78	—	Power supply pins for VFD driver circuit. These should be connected externally.
V <sub>DD</sub>	25	23	—	Power supply pin for logic drive.
D-GND	24, 40	22, 38	—	D-GND is ground pin for the VFD driver circuit. L-GND is ground pin for the logic circuit. These should be connected externally.
L-GND	33	31	—	
SEG1 to 37	42 to 64, 66 to 79	40 to 62, 64 to 77	0	Segment (anode) signal output pins for a VFD tube. These pins can be directly connected to the VFD tube. External circuit is not required. I <sub>OH</sub> ≤ -5 mA
SEG38 to 56	1 to 19	79, 80, 1 to 17	0	Segment (anode) signal output pins for a VFD tube. These pins can be directly connected to the VFD tube. External circuit is not required. I <sub>OH</sub> ≤ -10 mA
$\overline{\text{GRID1}}$	20	18	0	Inverted Grid signal output pins. For pre-driver, the external circuit is required. I <sub>OL</sub> ≤ 10 mA
$\overline{\text{GRID2}}$	21	19		
$\overline{\text{GRID3}}$	22	20		
CS	29	27	I	Chip select input pin. Data is not transferred when CS is set to a Low level.
CLOCK	30	28	I	Shift clock input pin. Serial data shifts at the rising edge of the CLOCK.
DATA IN	31	29	I	Serial data input pin (positive logic). Data is input to the shift register at the rising edge of the CLOCK signal.
DUP/ $\overline{\text{TRI}}$	35	33	I	Duplex/Triplex operation select input pin. Duplex (1/2 duty) operation is selected when this pin is set to V <sub>DD</sub> . Triplex (1/3 duty) operation is selected when this pin is set to L-GND.
M/ $\overline{\text{S}}$	36	34	I	Master/Slave mode select input pin. Master mode is selected when this pin is set to V <sub>DD</sub> . Slave mode is selected when this pin is set to L-GND.
DIM IN	26	24	I	Dimming pulse input. When the slave mode is selected, connect this pin to the master side DIM OUT pin at the slave mode. The pulse width of the all segment output are controlled by a input pulse width of DIM IN. When the master mode is selected, the input level of this pin is ignored. Connect this pin to V <sub>DD</sub> or L-GND at the master mode. The pulse width of the all grids and segment outputs are controlled by a built-in 10-bit dimming circuit.
SYNC IN 1	27	25	I	Synchronous signal input. When the slave mode is selected, connect these pins to the master side SYNC OUT 1 and 2 pins. When the master mode is selected, the input level of these pins are ignored. Connect these pins to V <sub>DD</sub> or L-GND at the master mode.
SYNC IN 2	28	26		
DIM OUT	39	37	0	Dimming pulse output. Connect this pin to the slave side DIM IN pin.

Symbol	Pin		Type	Description
	QFP-1*	QFP-2*		
SYNC OUT 1	38	36	0	Synchronous signal output. Connect these pins to the slave side SYNC IN 1 and 2 pins.
SYNC OUT 2	37	35		
OSC0	34	32	I/O	RC oscillator connecting pins. Oscillation frequency depends on display tubes to be used. For details, refer to ELECTRICAL CHARACTERISTICS.



- \* QFP-1: QFP80-P-1420-0.80-BK
- QFP-2: QFP80-P-1414-0.65-K

### ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Condition	Ratings	Unit
Driver Supply Voltage	$V_{DISP}$	—	-0.3 to +20	V
Logic Supply Voltage	$V_{DD}$	—	-0.3 to +6.5	V
Input Voltage	$V_{IN}$	—	-0.3 to $V_{DD}+0.3$	V
Power Dissipation	$P_D$	$T_a \geq 25^\circ\text{C}$ QFP80-P-1420-0.80-BK	760	mW
		QFP80-P-1414-0.65-K	630	
Storage Temperature	$T_{STG}$	—	-55 to +150	$^\circ\text{C}$
Output Current	$I_{O1}$	SEG1 to 37	-10.0 to +2.0	mA
	$I_{O2}$	SEG38 to 56	-20.0 to +2.0	mA
	$I_{O3}$	GRID1 to 3	-10.0 to +20.0	mA
	$I_{O4}$	DIM OUT, SYNC OUT1, SYNC OUT2	-2.0 to +2.0	mA

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Driver Supply Voltage	$V_{DISP}$	—	8.0	13.0	18.0	V
Logic Supply Voltage	$V_{DD}$	—	4.5	5.0	5.5	V
High Level Input Voltage	$V_{IH}$	All inputs except OSC0	$0.8V_{DD}$	—	—	V
Low Level Input Voltage	$V_{IL}$	All inputs except OSC0	—	—	$0.2V_{DD}$	V
Clock Frequency	$f_c$	—	—	—	2.0	MHz
Oscillation Frequency	$f_{OSC}$	$R=10K\Omega \pm 5\%$ , $C=27pF \pm 5\%$	2.6	3.3	4.0	MHz
Frame Frequency	$f_{FR}$	$R=10K\Omega \pm 5\%$ , $C=27pF \pm 5\%$ , 1/3 Duty	211	269	325	Hz
		1/2 Duty	317	403	488	Hz
Operating Temperature	$T_{OP}$	—	-40	—	+85	$^\circ\text{C}$

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

Ta=-40 to +85°C, V<sub>DISP</sub> =8.0 to 18.0V, V<sub>DD</sub>=4.5 to 5.5V

Parameter	Symbol	Applied pin	Condition	Min.	Max.	Unit	
High Level Input Voltage	V <sub>IH</sub>	*1)	—	0.8V <sub>DD</sub>	—	V	
Low Level Input Voltage	V <sub>IL</sub>	*1)	—	—	0.2V <sub>DD</sub>	V	
High Level Input Current	I <sub>IH</sub>	*1)	V <sub>IH</sub> =V <sub>DD</sub>	-1.0	+1.0	μA	
Low Level Input Current	I <sub>IL</sub>	*1)	V <sub>IL</sub> =GND	-1.0	+1.0	μA	
High Level Output Voltage	V <sub>OH1</sub>	SEG1-37	V <sub>DISP</sub> =9.5V	I <sub>OH1</sub> =-5mA	V <sub>DISP</sub> -0.8	—	V
	V <sub>OH2</sub>	SEG38-56		I <sub>OH2</sub> =-10mA	V <sub>DISP</sub> -0.8	—	V
	V <sub>OH3</sub>	GRID1-3		I <sub>OH3</sub> =-5mA	V <sub>DISP</sub> -0.8	—	V
	V <sub>OH4</sub>	*2)	V <sub>DD</sub> =4.5V	I <sub>OH4</sub> =-200μA	V <sub>DD</sub> -0.8	—	V
Low Level Output Voltage	V <sub>OL1</sub>	SEG1-37	V <sub>DISP</sub> =9.5V	I <sub>OL1</sub> =500μA	—	2.0	V
	V <sub>OL2</sub>	SEG38-56		I <sub>OL2</sub> =500μA	—	2.0	V
	V <sub>OL3</sub>	GRID1-3		I <sub>OL3</sub> =10mA	—	2.0	V
	V <sub>OL4</sub>	*2)	V <sub>DD</sub> =4.5V	I <sub>OL4</sub> =200μA	—	0.8	V
Supply Current	I <sub>DISP</sub>	V <sub>DISP</sub>	R=10KΩ±5%, C=27pF±5%, no load	—	100	μA	
	I <sub>DD</sub>	V <sub>DD</sub>		—	5.0	mA	

\*1) CS, CLOCK, DATA IN, DIM IN, SYNC IN 1, SYNC IN 2, M/ $\bar{S}$ , DUP/ $\overline{TRI}$ 

\*2) DIM OUT, SYNC OUT 1, SYNC OUT 2




**AC Characteristics**

$T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{\text{DISP}} = 8.0$  to  $18.0\text{V}$ ,  $V_{\text{DD}} = 4.5$  to  $5.5\text{V}$


Parameter	Symbol	Condition	Min.	Max.	Unit	
Clock Frequency	$f_c$	—	—	2.0	MHz	
Clock Pulse Width	$t_{\text{CW}}$	—	200	—	ns	
Data Setup Time	$t_{\text{DS}}$	—	200	—	ns	
Data Hold Time	$t_{\text{DH}}$	—	200	—	ns	
CS Off Time	$t_{\text{CSL}}$	—	20	—	$\mu\text{s}$	
CS Setup Time (CS-Clock)	$t_{\text{CSS}}$	—	200	—	ns	
CS Hold Time (Clock-CS)	$t_{\text{CSH}}$	—	200	—	ns	
CS Wait Time	$t_{\text{RSOFF}}$	—	400	—	$\mu\text{s}$	
Output Slew Rate Time	$t_{\text{R}}$	$C_L = 100\text{pF}$	$t_{\text{R}} = 20\%$ to $80\%$	—	2.0	$\mu\text{s}$
	$t_{\text{F}}$		$t_{\text{F}} = 80\%$ to $20\%$	—	2.0	$\mu\text{s}$
$V_{\text{DD}}$ Rise Time	$t_{\text{PRZ}}$	Mounted in a unit	—	100	$\mu\text{s}$	
$V_{\text{DD}}$ Off Time	$t_{\text{POF}}$	Mounted in a unit, $V_{\text{DD}} = 0.0\text{V}$	5.0	—	ms	

**TIMING DIAGRAM**

● **Data Input Timing**




● **Reset Timing**




● **Driver Output Timing**




● **Output Timing (Duplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 1016/1024 in the master mode)




● **Output Timing (Triplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 1016/1024 in the master mode)



● **Output Timing (Duplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 64/1024 in the master mode)



● **Output Timing (Triplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 64/1024 in the master mode)



## FUNCTIONAL DESCRIPTION

### Power-on Reset

When power is turned on, the ML9211 is initialized by the internal power-on reset circuit. The status of the internal circuit after initialization is as follows:

- The contents of the shift registers and latches are set to "0".
- The digital dimming duty cycle is set to "0".
- All segment outputs are set to Low level.
- All grid outputs are set to High level.

### Data Transfer Method

Data can be transferred between the rising edge and the next falling edge of chip select input. The mode data, segment data and dimming data are written by a serial transfer method. The serial data is input to the shift register at the rising edge of a shift clock pulse.

The mode data (M0 to M2) must be transferred after the segment data and dimming data succeedingly.

When the chip select input falls, an internal LOAD signal is automatically generated and data is loaded to the latches.

### Function Mode

Function mode is selected by the mode data (M0 to M2). The relation between function mode and mode data is as follows:

FUNCTION MODE	OPERATING MODE	FUNCTION DATA		
		M0	M1	M2
0	Segment Data for $\overline{\text{GRID1-3}}$ Input	0	0	0
1	Segment Data for $\overline{\text{GRID1}}$ Input	1	0	0
2	Segment Data for $\overline{\text{GRID2}}$ Input	0	1	0
3	Segment Data for $\overline{\text{GRID3}}$ Input	1	1	0
4	Digital Dimming Data Input	0	0	1

### Segment Data Input [Function Mode: 0 to 3]

- ML9211 receives the segment data when function mode 0 to 3 are selected.
- The same segment data is transferred to the 3 segment data latches corresponding to  $\overline{\text{GRID 1}}$  to  $\overline{\text{3}}$  at the same time when the function mode 0 is selected.
- The segment data is transferred to only one segment data latch corresponding to the specified GRID when the function mode is 1, 2 or 3 is selected.
- Segment output (SEG1 to 56) becomes High level (lighting) when the segment data (S1 to S56) is set to "1".

#### [Data Format]

Input Data : 59 bits  
 Segment Data : 56 bits  
 Mode Data : 3 bits

Bit	1	2	3	4	.....	53	54	55	56	57	58	59
Input Data	S1	S2	S3	S4	.....	S53	S54	S55	S56	M0	M1	M2
	← Segment Data (56bits) →									← Mode Data (3bits) →		

[Bit correspondence between segment output and segment data]

SEG n	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Segment data	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16	S17	S18	S19	S20
SEG n	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
Segment data	S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	S31	S32	S33	S34	S35	S36	S37	S38	S39	S40
SEG n	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56				
Segment data	S41	S42	S43	S44	S45	S46	S47	S48	S49	S50	S51	S52	S53	S54	S55	S56				

**Digital Dimming Data Input [Function Mode: 4]**

- ML9211 receives the digital dimming data when function mode 4 is selected.
- The output duty changes in the range of 0/1024 (0%) to 1016/1024 (99.2%) for each grid.
- The 10-bit digital dimming data is input from LSB.

[Data Format]

Input Data : 13 bits  
 Digital Dimming Data: 10 bits  
 Mode Data : 3 bits

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13
Input Data	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	M0	M1	M2
	← Digital Dimming Data (10bits) →										← Mode Data (3bits) →		

(LSB)										Dimming Data	(MSB)	Duty Cycle
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10			
0	0	0	0	0	0	0	0	0	0	0	0/1024	
1	0	0	0	0	0	0	0	0	0	0	1/1024	
⋮											⋮	
1	1	1	0	1	1	1	1	1	1	1	1015/1024	
0	0	0	1	1	1	1	1	1	1	1	1016/1024	
1	0	0	1	1	1	1	1	1	1	1	1016/1024	
⋮											⋮	
1	1	1	1	1	1	1	1	1	1	1	1016/1024	

**Master Mode**

Master Mode is selected when M/S pin is set at High level. The master mode operation is as follows:

- The input levels of DIM IN, SYNC IN1 and SYNC IN2 are ignored, and these pins should be connected to L-GND or V<sub>DD</sub>.
- Brightness is adjusted by the internal digital dimming circuit.
- The segment Latch1 to 3 corresponding to GRID1 to 3 are selected by the internal timing generator.

**Slave Mode**

Slave Mode is selected when M/ $\bar{S}$  pin is set at Low level. The slave mode operation is as follows:

- The internal dimming circuit is ignored.
- The pulse width of SEG1 to 56 are controlled by the pulse width of DIM IN signal.
- The segment Latch1 to 3 corresponding to  $\overline{\text{GRID1}}$  to  $\overline{3}$  are selected by SYNC IN1 and SYNC IN2 signals.
- The output levels of  $\overline{\text{GRID1}}$  to  $\overline{3}$  are set at High level. The output levels of DIM OUT, SYNC OUT1 and SYNC OUT2 are set at Low level.

[Correspondence between SYNC IN1, 2 and Segment Latch1 to 3]

SYNC IN 1	SYNC IN 2	Segment Latch	GRID
0	0	No	No
1	0	Latch1	$\overline{\text{GRID1}}$
0	1	Latch2	$\overline{\text{GRID2}}$
1	1	Latch3	$\overline{\text{GRID3}}$

[Correspondence between DIM IN and SEG1 to 56]

DIM IN	SEG1 to 56
0	Low
1	High

Note: Low: Lights OFF  
High: Lights ON









**NOTES ON TURNING POWER ON/OFF**

- Connect L-GND and D-GND externally to be an equal potential voltage.
- To avoid wrong operations, turn on the driver power supply after turning on the logic power supply. Conversely, turn off the logic power supply after tuning off the driver power supply.



**PACKAGE DIMENSIONS**


(Unit : mm)



**Notes for Mounting the Surface Mount Type Package**

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.