ICs for Consumer Electronics

MEGATEXT PLUS SDA 5275-2

Delta Specification / Application Notes 1998-12-01 Valid for Version C01-11 and up

Edition 1998-12-01

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1998. All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

| SDA 5275-2 Revision History: | Current Version: 1998-12-01 Version C01-11 and up | |
|---------------------------------|---|--|
| Previous Version: | 1996-12-01 Version B00-12 | |
| | 1997-11-21 Version C01-11 and up | |

Changes between Version 1998-12-01 and Version 1997-11-21

| Page in version 1997-11-21 | Page in version 1998-12-01 | Subjects (major changes since last revision) |
|----------------------------------|----------------------------------|--|
| 20 | 22 | Description error |
| 46 | 48 | Description error |
| 50 | 52 | Description error |
| 54 | 56 | Further detail information |
| 57 | 60 | Description error |
| 60 | 63 | Description error |

Changes between Version 1997-11-21 and Version 1996-12-01

| Page in version 1996-12-01 | Page in version 1997-11-21 | Subjects (major changes since last revision) |
|----------------------------------|----------------------------|--|
| 8 | 12 | New input Parameters. |
| 10 | 14 | New return parameter. |
| 11 | 15 | New input Parameters. |
| 19 | 23 | New "SDO" file name. |
| 27 | 34 | New input parameters. |
| | 42 | New paragraph. |
| 38 | 45 | New input parameter. |
| | 49-50 | New paragraphs 1.9, 1.10 |
| 41 | | Paragraph 2.1 deleted |
| 42 | 52 | Table extended. |
| | 70 | New paragraph 2.10, 2.11 |

Firmware Changes since version B00-12

- <S/P-C Runtime> (Improvement)
 The runtime of the command "Serial_Parallel_Conversion" was reduced to 1/30 of the original value.
- <Text Identification> (Improvement)
 For the text identification one new input parameter (NU_VALID_HEAD(7:0)) was introduced.
 Please refer to paragraph 1.2.1 (ACQ_CONTROL).
- <WSS Identification> (Improvement)
 To increase the performance of the integrated WSS module, a new parameter (WSS_CNT(7:0))
 was introduced. Please refer to paragraph 1.2.1 and 1.8.
- <CNN Page 7FE/0000>
 The application note is not necessary anymore because of internal improvement.
- <TIME_DISPLAY> (Improvement)
 In the command TIME_DISPLAY all the used attributes will now be reset when the bit "Time on/off" is "off". Please refer to paragraph 1.2.6
- <Language Table> (Update)
 To comply with the latest version of the "Enhanced Teletext specification", a new language table (LANG_C01.SDO) was introduced.
- <Binary Dataport> (New Feature)
 A new dataport for binary access via I²C-bus was introduced. Please refer to paragraph 1.10.
 <Language C-bit Handling> (New Feature)
 - For the primary language, the three last language bits in packet 29 are replaced by the corresponding C-bits from the header.
- <Channel Change Support> (New Feature)
 For better detection of a channel change when using a satellite receiver, a new bit (V_SYNC_INT) was introduced.
 - Please refer to TEXT_STATUS_REGISTER in **paragraph 1.2.1**.
 All bugs are reported by SDA 5275-2 FW errata sheet edition 6.97 have been corrected.
- Write Top Title command (paragraph 1.2.4): extended TOP_TITLE_ATTRIBUTE range.

| Table o | of Contents | Page |
|---------|--|------|
| 1 | Delta Specification | 7 |
| 1.1 | Overview | 7 |
| 1.2 | Changes in the MEGATEXT PLUS Command Interface | 8 |
| 1.2.1 | ACQ_CONTROL (command no. 0d) | 9 |
| 1.2.2 | SERIAL_PARALLEL_CONVERSION (command no. 47d) | |
| 1.2.3 | INHIBIT_UPDATE_S/P-C (command no. 10d) | |
| 1.2.4 | WRITE_TOP_TITLE (command no. 53d) | |
| 1.2.5 | READ_TRACE_REQUEST_TABLE (command no. 52d) | |
| 1.2.6 | TIME_DISPLAY (command no. 49d) | |
| 1.3 | Changes in the CLUT of the MEGATEXT PLUS | 42 |
| 1.4 | Changes in the DRCS-Addressing of the MEGATEXT PLUS | |
| 1.5 | Reveal/Conceal | |
| 1.6 | User Defined Characters (UDC) | |
| 1.7 | Box Bit | |
| 1.8 | Wide Screen Signaling (WSS) and Video Program System (VPS) | |
| 1.9 | Teletext Identification | |
| 1.9.1 | Teletext Identification in Line 16 | |
| 1.10 | Binary Address Port | |
| | • | |
| 2 | Application Notes | |
| 2.1 | Version Code Overview | |
| 2.2 | Termination Display Word (TDW) | |
| 2.3 | M3L-Register 113 (Sync Source Selection) | 53 |
| 2.4 | Color Look Up Table | 54 |
| 2.5 | Multi Language Processing | 54 |
| 2.5.1 | Non-Latin Character Set Selection via Packets X/28, X/29 | 54 |
| 2.5.2 | Example for Russian Market | 55 |
| 2.5.2.1 | Input Parameter for the Command Serial_Parallel_Conversion | 55 |
| 2.5.2.2 | Initialization of the Character Set, Related to the Header | |
| | Control Bits C14-C12 (refer to file lang_C01.sdo) | 56 |
| 2.5.2.3 | , | |
| | Character Processing | 56 |
| 2.5.2.4 | Initialization of the Cyrillic Character Set in the Internal PCS | |
| | Memory of the MEGATEXT PLUS | 57 |
| 2.5.2.5 | Initialization of the G0/G2 Windows for the PCS Character Set | |
| 2.5.2.6 | | |
| 2.6 | Memory Initialization | |
| 2.7 | Example for MEGATEXT PLUS Initialization | |
| 2.8 | Time/Rolling Header Processing | |
| 2.9 | Display Position Word | |
| 2.10 | ADD_ALL_PAGES | |
| 2.10 | Additional Information Table Identification (AIT) | |

5

| Table | of Contents | Page |
|-------|---------------|------|
| 3 | Abbreviations | |
| 4 | References | |

1 Delta Specification

1.1 Overview

MEGATEXT PLUS (SDA 5275-2) has been developed based on the original Megatext (SDA 5273). To make it easy for the user to recognize the differences between these two versions, this delta specification is provided. It is assumed that the reader of this document is familiar with the documentation of the SDA 5273 ("Volume 1").

MEGATEXT PLUS is completely hardware compatible to the SDA 5273. However its internal processing has been changed to enable reception of all level 2.5 related data with only little external software support.

MEGATEXT PLUS is able to request, acquire and display HiText (teletext level 2.5) pages automatically in real-time. The firmware processes objects, DRCS-characters, parallel attributes, CLUT and sidepanel information for 16:9 applications.

The only remaining task for the user is to reserve enough external memory space for higher level pages like MOTs, POPs, DRCS-pages and related pseudopackets. For Level 2.5 transmission this number of additional pages should not exceed more than 500 packets. So the user should reserve appropriate memory for MOTs, POPs and DRCS pages (refer to [3]). Because some part of high level information is transmitted in pseudopackets X/25, X/26, X/27, X/28 and X/29, enough memory should also be reserved in the P40 and P80 chains.

The Serial/Parallel Conversion (S/P-C) is able to handle all teletext level 2.5 features which are described in the "World Standard Teletext Norm". For the evaluation of all information stored in packets X/25, X/26, X/27, X/28, X/29 and in the linked pseudo pages, the S/P-C needs additional temporary memory space in the external memory, the so-called hidden display memory.

The S/P-C first builds up a temporary page in the hidden display memory and than copies it into block 2 and block 3 of the internal DRAM of the MEGATEXT PLUS. So all 10 KBytes of the display memory are used by the S/P-C.

Because it is necessary to store a lot of additional information, MEGATEXT PLUS is **only** working with **external RAM**.

From the point of view of the user, the following changes have been made compared to the SDA 5273.

- CLUT of display generator
- Number and addressing of DRCS characters
- Megatext Command Interface (MCI)
- WSS support

These changes are described in the following paragraphs.

1.2 Changes in the MEGATEXT PLUS Command Interface

Most of the Megatext commands are not touched, so that their functional behavior and parameters are not changed. These are commands with the number: 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 17, 19, 23, 24, 31, 32, 37, 39, 40, 41, 45, 50, 51 and 54. For the specification of these commands please refer to *Command Interface Description for SDA 5273* (Megatext documentation, Volume 1) [2].

The following commands are changed and described below:

- ACQ CONTROL (0)
- SERIAL_PARALLEL_CONVERSION (47)
- WRITE TOP TITLE (53)
- TIME DISPLAY (49)

Two additional commands are included:

- INHIBIT UPDATE (10)
- READ_TRACE_REQUEST_TABLE (52)

Most of the changes affect the S/P-C (SERIAL_PARALLEL_CONVERSION). Because of the complex data processing involved with this command and because of details of the WST specification [3], the level 2.5 firmware uses some resources of the MEGATEXT PLUS that can not be used by the external controller anymore. These are shown in the following table:

| Resources | Used by Command | Comment | | |
|--|-----------------|---|--|--|
| Chapter 0-3 of the external memory | Acquisition | Page Look Up Table | | |
| Chapter 4-9 of the external memory | S/P-C | Hidden display memory | | |
| Chapter 10-17 of the external memory | | Reserved for internal usage | | |
| CLUT vector 16-31 S/P-C | | These additional colors are now used by the transmitted level 2.5 pages | | |
| DRCS-Address 0-23 | S/P-C | Up to 24 DRCS characters are defined in the WST specification [3] | | |
| Byte 4 and 5 of block 2 and 3 in the internal memory | S/P-C | These enhanced attributes are now under control of Teletext (i.e. colors, flash modes etc.). Don't forget to set the appropriate screen mask registers! ¹⁾ | | |

¹⁾ Please refer to [2] chapter Display Functions.

The MEGATEXT PLUS firmware automatically requests all DRCS, POP and MOT pages in real-time (if enabled), so that there is zero access time for higher level

information, if a display page is changed. The controller has to make sure that enough external memory is available to store all this information. In addition to that, the storage of packets X/25, X/26, X/27, X/28, X/29 must be enabled. 1)

1.2.1 ACQ_CONTROL (command no. 0d)

The changes concerning this command refer to the automatic request of POPs, DRCS, GPOPS, GDRCS pages and the reception of WSS, VPS and text data in line 16 and 23.

Input Parameters:

| PKT_BUF_ACQ_CONTROL = MCI0_0 (REG_13) | | | | | | | | | | |
|---|------|--|---|--------|------------|------|------------|--|--|--|
| R_MPEX | R_MP | VPS_ENA | 0 | TTX_FC | ACQ_BUF_ON | R_AI | PAGE_TRACE | | | |
| PAGE_TRACE Switches on/off page trace recording in the page trace memory. | | | | | | | | | | |
| 1: Page trace recording is switched on. 0: Page trace recording is switched off. | | | | | | | , | | | |
| R_AI1: Automatic request of all Additional TOP Tables is enabled.0: Automatic request of all Additional TOP Tables is disabled. | | | | | | | | | | |
| ACQ_BUF | -ON | Controls switching on/off of TTX data transfer to packet buffer and TTX data acquisition. | | | | | | | | |
| 1: Data transfer to packet buffer and ACQ is switched on.0: Data transfer to packet buffer and ACQ is switched off. | | | | | | | | | | |
| TTX_FC | | Teletext framing code redefinition. | | | | | | | | |
| | | Framing code of input parameter register TTX_FRAMING_CODE is taken to redefine framing code reference for acquisition. | | | | | | | | |
| | | Framing code remains the same as before giving this command, independent of register TTX_FRAMING_CODE. | | | | | | | | |

VPS ENA VPS_ENA controls switching on/off VPS reception

(ACQ_BUF_ON must be switched on).

1: VPS reception is switched on.

0: VPS reception is switched off.

1: Automatic request of all Multipage TOP Tables is enabled. R MP

0: Automatic request of Multipage TOP Tables is disabled.

R MPEX 1: Automatic request of all extended Multipage TOP Tables is

enabled.

0: Automatic request of extended Multipage TOP Tables is

disabled.

Please refer to [2] chapter M3L Register, Register 67.

TTX_FRAMING_CODE = MCI0_1(REG_12)

| Ī | TTX FC 7 | TTX FC 6 | TTX FC 5 | TTX FC 4 | TTX FC 3 | TTX FC 2 | TTX FC 1 | TTX_FC_0 |
|---|----------|----------|----------|----------|----------|----------|----------|----------|
| | | | | | | | | |

TTX_FC_(7:0) The framing code is compared by data acquisition with the received teletext framing code as a reference for byte synchronization.

HIGH-LEVEL-CONTROL_1 = MCI0_2 (REG_11)

| 111611-LEVEL-CONTROL_1 = MIGIO_2 (REG_11) | | | | | | | | | |
|---|--|--|---------|---|---------------|---|---------|--|--|
| E_D_27 | E_GD_27 | E_P_27 | E_GP_27 | 0 | E_D_MOT | 0 | E_P_MOT | | |
| E_P_MOT | ľ | MOTs is en | abled. | | global and lo | | | | |
| E_D_MOT | 1: Automatic request of all DRCS (global and local) linked by the MOTs is enabled. 0: Automatic request of DRCS linked by the MOTs is disabled. | | | | | | | | |
| E_GP_27 | i 0: <i>A</i> | 1: Automatic request of all Global POP tables linked by the X/27/4 is enabled.0: Automatic request of Global POP tables linked by the X/27/4 is disabled. | | | | | | | |
| E_P_27 | i 0: <i>A</i> | s enabled. | · | | POP tables I | • | | | |
| E_GD_27 | 0: <i>A</i> | is enabled | d | | DRCS tables | | • | | |
| E_D_27 | 0: <i>A</i> | is enabled | d | | DRCS tables | | • | | |

HIGH-LEVEL-CONTROL_2 = MCI0_3 (REG_10)

| 0 | 0 | 0 | 0 | 0 | 0 | ENA_LINE_16/23 | E_MOT |
|---|---|---|---|---|---|----------------|-------|
|---|---|---|---|---|---|----------------|-------|

E MOT

- 1: Automatic request of all MOT tables is enabled.
- 0: Automatic request of all MOT tables is disabled.

ENA_LINE_16/23

(refer to **paragraph 1.8** Wide Screen Signaling (WSS) and Video Program System (VPS))

1: Automatic handling of the SINGLE_DATA_LINE_Register 98 is enabled.

At the start of the field, the register 98 is set to 16 and after line 16 it is set to 23 (from the internal firmware), so that the reception of VPS and WSS is now possible in one field without support from the external controller.

0: Automatic handling is disabled. The SINGLE_DATA_LINE Register 98 is not touched by the firmware.

VPS_WAIT_CONTROL = MCIO_4 (REG 9)

| VPS_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| WAIT_ |
| CTRL_7 | CTRL_6 | CTRL_5 | CTRL_4 | CTRL_3 | CTRL_2 | CTRL_1 | CTRL_0 |

VPS_WAIT_ CTRL (7:0)

: defines the number of fields which have to be passed without the reception of VPS, before MEGATEXT PLUS automatically switches to TEXT reception in line_16. (see also bit ENA_LINE16/23 which must be set to activate this function). This function can be reactivated every time when this command is executed.

$NU_TE_FR = MCI0_5 (REG_8)$

| NU_TE_ | NU_TE_ | NU_TE_ | NU_TE_ | NU_TE_ | NU_TE_ | NUTE_ | NU_TE_ |
|--------|--------|--------|--------|--------|--------|-------|--------|
| FR_7 | FR_6 | FR_5 | FR_4 | FR_3 | FR_2 | FR_1 | FR_0 |

NU_TE_FR (7:0)

defines the number of fields which have to be passed without text reception, before the flag *NO_TEXT* is set (see also indicator bits below).

NU_VALID_HEAD = MCI1_0 (REG_21)

| NU_VALID |
|----------|----------|----------|----------|----------|----------|----------|----------|
| _HEAD_7 | _HEAD_6 | _HEAD_5 | _HEAD_4 | _HEAD_3 | _HEAD_2 | _HEAD_1 | _HEAD_0 |

NU_VALID_ HEAD (7:0)

: number of valid headers. This parameter is used together with number of text frames (NU_TE_FR(7:0)) to define a criterion for the text indication module. With NU_TE_FR(7:0) you define the number of frames with text information and with

NU_VALID_HEAD(7:0) you define the number of headers within these frames. All hamming coded bytes of the detected headers must be free of errors. This criteria is indicated by the bit

NO TEXT in the TEXT STATUS register.

WSS_CNT Block0/Byte5/Row2/Col30

| WSS_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CNT_7 | CNT_6 | CNT_5 | CNT_4 | CNT_3 | CNT_2 | CNT_1 | CNT_0 |

WSS_CNT (7:0)

To accomplish a better safety in reception, this input parameter

should be used. Refer to paragraph 1.8

Return Values:

None

Error Code:

| ERR_7 - ERR_0 | Description |
|---------------|-----------------------------------|
| 0 | Command execution was successful. |
| 1-255 | Not defined |

Comments:

- Before using this command to switch on packet reception, the packet buffer must have been declared in the I²C packet buffer registers PB_ADR, PB_LENGTH and the I²C memory allocation registers IAT or XAT. Don't forget to reserve chapter 4 ... 17 in the XAT register for the temporary display memory. These chapters cannot be used for normal page-acquisition. For good acquisition performance, use search type 0 for normal page-acquisition. Search type 3 must be used if packet X/29 (magazine related data) should be evaluated.
- If packet reception is switched on, the packet buffer is initialized to 0, the ACQ is reset and then started.
- To ensure proper working of the ACQ, all ACQ-relevant input parameters must have been declared. For more details please refer to the document ACQ Reference [2].
- To receive VPS data ensure that the I²C registers SINGLE_DATA_LINE and the EXTRA_FRAMING_WINDOW are set correctly or use the automatic option.
- If the automatic TOP_TABLE request option is used, ACQ group 5 must be declared
 with a sub-code do care qualification. If memory overflow occurred during allocation
 of memory space, an interrupt is set.
- The check bits are automatically set so that additional information tables, multipage tables and multipage extension tables are checked in the way described in the TOP specification of the IRT.
- If one of the bits R_AI, R_MP or R_MPEX is set, after reception of the BTT the
 acquisition is searching for link information in the Basic-TOP-Table-List, allocates
 memory space and requests user-optionally the Additional-Information-TOP-Tables,
 Multipage-TOP-Tables or Multipage-Extension-TOP-Tables. The pages will always
 be requested in PRQ group 5. Before enabling this option, please ensure that the
 PRQ group record has been declared with search type 2. Use WRITE_GROUP for
 this command.
- The location of the PAGE_TRACE memory can be defined with the M3L registers 123, 124 and 125.
- If the automatic MOT_TABLE request option is used, **ACQ group 7** must be declared with search type 2 and a sub-code qualification (that means: 07, FF, 0F, 00, 00 hex). If a memory overflow occurred during allocation of memory space, an interrupt is set.
- If the automatic POP(DRCS)_TABLE request option is used, ACQ group 4 must be declared with search type 2 and a sub-code qualification (that means: 07, FF, 0F, 00, 00 hex). If a memory overflow occurred during allocation of memory space, an interrupt is set.
- All POP and DRCS pages are requested in group 4.

Return Values:

Following additional status information is available in MEGATEXT PLUS. The status bits are reset by the firmware every time this command is executed.

TEXT STATUS REGISTER Block0/Byte3/Row0/Col21

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|----------------|-------|-------|-------|-------|----------------|---------|
| 0 | V_SYNC _INT | TOP | FLOF | WSS | VPS | LINE16_ VPS | NO_TEXT |

NO_TEXT 1: channel with no text in the given field_time

0: channel with text

LINE16_VPS 1: VPS is detected and can be used for further processing

0: After the VPS_wait_counter is '0000 0000' and this bit is still '0',

there is no VPS in line 16

VPS 1: VPS information is available

0: VPS information is not available

WSS 1: WSS information is available

0: WSS information is not available

FLOF 1: packet_27/0000 is detected

0: packet_27/0000 is not detected

TOP 1: Basic_TOP_Table is received

0: Basic TOP Table is not received

V SYNC INT : This bit will be set by the internal firmware if a

V_sync_interruption is detected. The reset of the bit must be done from the external controller. The V SYNC INT bit supports

a detection of a channel-change via satellite receiver.

1: V_sync_interruption

0: CVBS OK

1.2.2 SERIAL_PARALLEL_CONVERSION (command no. 47d)

The additional features of the new S/P-C are the following:

- Automatic processing of all teletext level 2.5 features described in the WST specification [3] (processing of X/25, X/26, X/27, X/28 and X/29 data)
- Flexible handling of all possible language combinations
- Non-latin character set support with national option and X/26 processing (cyrillic, greek, arabic, hebrew)
- Secondary language support ("twist" mode)
- Multiple OSD Windows in text with the help of the command INHIBIT_UPDATE

Input Parameters:

$SPC_MODE_2 = MCI2_3$

| Bit | 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----|---|-------|-------|-------|-------|-------|-----------|---------|
| 0 | | 0 | 0 | 0 | 0 | HOLD | STAT_ROW0 | EN_STAT |

EN STAT

This bit inhibits the update of row 24/0 by the S/P-C. If this bit is changed, the controller has to wait until the S/P-C is ready (see handshake bit below), before he executes the WRITE_TOP_TITLE command.

- 1: Row 24/0 of the inner screen is disabled for the S/P-C.
- 0: Row 24/0 of the inner screen is enabled for the S/P-C.

STAT_ROW0

- 1: The status_line of the currently displayed chapter will be written by the S/P-C to the basic display memory row 0/column 0. Normal text starts on row 1/col 0.
- 0: The status_line of the currently displayed chapter will be written by the S/P-C to the basic display memory row 24/column 0.

 Normal text starts on row 0/column 0.

HOLD

- 1: This additional bit was introduced for easier realization of the subpage stop function. If this bit is set only the last 8 header bytes will be updated in the display memory (running clock). Only the last 8 header bytes are updated by S/P-C.
- 0: The whole display memory is updated by S/P-C.

$SPC_MODE_1 = MCI0_5$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|----------|---------|--------|--------|----------|-------|-------|
| ROLL_OFF | TIME_OFF | NEW_SUB | REVEAL | SEC_LA | PCS_CHAR | SPC_1 | SPC_0 |

SPC_1, SPC_0 Controls S/P-C on/off switching for different page modes as shown in the following table:

| SPC_1, SPC_0 | Description of S/P-C Behavior |
|--------------|---|
| 00 | S/P-C is switched off. |
| 01 | Single page mode. Only the page which is selected by the basic display page registers will be converted. All higher level features are handled in the specified way. (including CLUTs and character designation codes). |
| 10 | S/P-C is switched off. |
| 11 | S/P-C is switched on. Double page mode. Both pages which are selected by the basic and extended page registers will be converted. In the dual page mode there is an automatic fall-back to level 1.5. |

PCS_CHAR

This bit enables the S/P-C to use user-defined PCS characters instead of hardwired ROM characters of MEGATEXT PLUS. The user can exchange the complete G0 set and the G2 set or parts of them. These parts are defined by registers G0_WINDOW_START, G0_WINDOW_END, G2_WINDOW_START and G2_WINDOW_END. The equivalent PCS character set (or a part of it) of G0 (G2) must be downloaded between PCS addresses 20_{H^-} 7F $_{H}$ (A0 $_{H^-}$ FF $_{H^-}$) before the S/P-C is started. The translation of national option characters is automatically switched off.

- 1: The PCS character set is enabled for the S/P-C
- 0: The PCS character set is disabled for the S/P-C. Only characters stored in the character_ROM are used.

REVEAL

The REVEAL bit commands the S/P-C to reveal concealed characters. Concealed characters are shown as spaces.

- 1: Concealed characters are visible.
- 0: Concealed characters are not visible.

SEC_LA

This bit decides about the source of the secondary language.

- 0: The G0-secondary language is selected by the S/P-C depending on the data of X/29 and X/28.
- 1: The secondary language must be initialized by the user (refer to *SLANG_6 ... 0*).

NEW SUB

The NEW_SUB bit commands the S/P-C to either consider or ignore the page header control bits C5 (News Flash) and C6 (Sub-Title).

- 1: The S/P-C considers the control bits C5 and C6. If one or both are set to 1, the box mask register 1 (BOXMR_1 of display control words) and box display word 1 (BOXDW_1 of display control words) are used by the display generator. Otherwise BOXMR_0 and BOXDW_0 are used.
- 0: The S/P-C ignores the control bits C5 and C6. In this case BOXMR_0 and BOXDW_0 are used. In each case the S/P-C converts serial box on and box off control information into parallel for the affected characters in the basic display memory by setting the BX bit in the CDWs.

ROLL_OFF

The ROLL_OFF bit commands the S/P-C to display the rolling header (Col. 8-31) or not to display it.

- 1: The S/P-C does not convert the page header to the display memory.
- 0: The S/P-C converts the page header to the display memory. Because the S/P-C refreshes the page header continuously, the result is a "rolling header".

TIME OFF

The *TIME_OFF* bit commands the S/P-C to display the last 8 Bytes (Col. 32 - 39) of the rolling header or not.

- 1: The S/P-C does not convert the time information to the display memory.
- 0: The S/P-C converts the time information to the display memory. Because the S/P-C refreshes the page header continuously, the result is a "rolling time".

$SPC_MODE_0 = MCI0_4$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-----------|-----------|-----------|---------|---------|---------|---------|
| 0 | LEV_SEL_1 | LEV_SEL_0 | EN_CH_0_7 | EN_16_9 | EN_DRCS | PRIM_LA | EN_CLUT |

EN_CLUT

This bit forces the S/P-C to evaluate the CLUT features of level 2.5 of the WST specification [3].

CLUTS 2, 3 are updated by the S/P-C under control of the teletextdata.

CLUTS 0, 1, 4, 5, 6 and 7 are user definable.

- 1: The S/P-C redefines the related CLUTs under control of the transmitted teletext data.
- 0: The S/P-C does not overwrite the CLUT.

PRIM_LA

This bit decides about the source of the primary language.

- 1: The primary language is selected by the S/P-C, depending on the data of X/28 X/29 and the "c-Bit (C12, C13, C14)".
- 0: The primary language must be initialized by the user (refer to *PLANG_6 ... 0*).

EN_DRCS

Enables the automatic download of up to 24 DRCS characters under control of teletext data (Level 2.5). For allocation of DRCS memory see the comments.

- 1: The DRCS Feature is enabled.
- 0: The DRCS-Feature is disabled. All of the specified DRCS memory is free for the user.

EN_16_9

Enables the 16:9 feature of the WST specification [3]. That means the "side panels" are written by the S/P-C in the way specified in the WST [3]. The appropriate memory cannot be used for OSD menus, except if the INHIBIT UPDATE command is used. The S/P-C also influences the display position word according to the parameters given by packet X/28. The original display position is saved in a temporary register and restored, if a page without sidepanels should be displayed.

- 1: The 16:9 Feature is enabled.
- 0: The 16:9 Feature is disabled.

EN CH 0 7

This bit enables the S/P-C to write bit 9-bit 40 of column 0-7 concerning to the information given by the broadcaster.

- 1: The attributes of the first 8 characters are updated by the S/P-C.
- 0: Bit 9 Bit 40 are not updated by the S/P-C.

LEV_SEL_1:0

This bits selects the teletext level which should be processed by the internal S/P-C.

00:Level 1 is selected 01:Level 1.5 is selected 10:Level 2.5 is selected

11:Not defined

Window Definition for the PCS Character Set

(refer to the bit *PCS_CHAR* in spc_mode1)

GO WINDOW START = MCIO 3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| G0_WIN_ |
| S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |

G0_WIN_S_7 through G0_WIN_S_0 define the lowest address of the G0 set to be substituted by PCS characters. This value must be equal or bigger than 20_H.

G0 WINDOW END = MCI0 2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| G0_WIN_ |
| E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 |

G0_WIN_S_7 through G0_WIN_S_0 define the highest address of the G0 set to be substituted by PCS characters. This value must be equal or smaller than 7F_H.

G2_WINDOW_START = MCI0_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| G2_WIN_ |
| S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |

G2_WIN_S_7 through G2_WIN_S_0 define the lowest address of the G2 set to be substituted by PCS characters. This value must be equal or bigger than 20_H.

G2_WINDOW_END = MCI0_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| G2_WIN_ |
| E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 |

G2_WIN_S_7 through G2_WIN_S_0 define the highest address of the G2 set to be substituted by PCS characters. This value must be equal or smaller than 7F_H.

Display Page Parameters

These registers define the address pointer of the display page which will be converted into the basic display memory (internal RAM block 2). Use the "SEARCH_PAGE" command to get the address pointer. The half of the screen can be selected with the bit *BES* of the page position word (PPW) display control register.

Address pointer to the basic display page

(This is the pointer to the page to be displayed).

$AP_CHAP_2 = MCI1_5$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------|-------|--------|-------|-------|-------|-------|-------|
| EX = 0 | 0 | 0 | 0 | BYT5 | BYT4 | BYT3 | BYT2 |
| EX = 1 | | CHP_10 | CHP_9 | CHP_8 | CHP_7 | CHP_6 | CHP_5 |

$AP_CHAP_1 = MCI1_4$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BYT1 | BYT0 | BLK_2 | BLK_1 | BLK_0 | 0 | 0 | 0 |
| CHP_4 | CHP_3 | CHP_2 | CHP_1 | CHP_0 | | | |

$AP_CHAP_0 = MCI1_3$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

For detail information about the address format please refer to document *M3L-Bus Register* [2], paragraph 2.4.

Extended Display Page Registers

These registers define the address pointer of the display page which will be converted into the extended display memory (internal RAM block 3). Use the "SEARCH_PAGE" command to get the address pointer. Selection on which half of the screen the page appears can be done by bit *BES* of the page position word (PPW) display control register.

Address pointer to the extended display page

(This is the pointer to the page to be displayed).

AP EXCHAP 2 = MCI1 2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------|-------|--------|-------|-------|-------|-------|-------|
| EX = 0 | 0 | 0 | 0 | BYT5 | BYT4 | BYT3 | BYT2 |
| EX = 1 | | CHP_10 | CHP_9 | CHP_8 | CHP_7 | CHP_6 | CHP_5 |

$AP_EXCHAP_1 = MCI1_1$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BYT1 | BYT0 | BLK_2 | BLK_1 | BLK_0 | 0 | 0 | 0 |
| CHP_4 | CHP_3 | CHP_2 | CHP_1 | CHP_0 | | | |

AP EXCHAP 0 = MCI1 0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

For detail information about the address format please refer to document *M3L-Bus Register* [2], paragraph 2.4.

Language Selection

PRIMARY_LANGUAGE_SELECTION = MCI2_5

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|--------|--------|--------|--------|--------|--------|--------|
| 0 | LANG_6 | LANG_5 | LANG_4 | LANG_3 | LANG_2 | LANG_1 | LANG_0 |

LANG_6 – LANG_0 Defines the language_number which should be used for the G0 set. (Related bit *PRIM_LA* in input parameter SPC_MODE_0)

SECONDARY LANGUAGE SELECTION = MCI2 4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|---------|---------|---------|---------|---------|---------|---------|
| 0 | SLANG_6 | SLANG_5 | SLANG_4 | SLANG_3 | SLANG_2 | SLANG_1 | SLANG_0 |

SLANG_6 – SLANG_0 Defines the secondary language_number which should be used for G0-set. (Related bit *SEC_LA* in input parameter SPC MODE 1)

Return Values:

None

Error Code:

| ERR_7 - ERR_0 | Description |
|---------------|-----------------------------------|
| 0 | Command execution was successful. |
| 1-255 | Not defined |

Comments:

- After invoking the command SERIAL_PARALLEL_CONVERSION with SPC_1, SPC_0 = 00 (S/P-C_off), there is a delay until the last S/P-C cycle will be finished (refer to SPC_READY bit in SPC status register). If you want to stop the S/P-C by setting the SPC_0/SPC_1 to '0', it is also necessary to define the rest of the input parameters with valid data.
- The User Defined Characters (UDC), Row 0/Column 0-7/Bytes 0-5 of the display memory, are under control of the external controller. That means that the user has to write the current page number in the desired format directly to the display memory. Only if the bit EN_CH_0_7 is set, the S/P-C will change the background_color if there is a level 2.5 attribute like full screen color or full row color.
- Primary and secondary language definition:

 If the bit *PRIM_LA* is set, the language is taken from the language information of the header (C14-C12), or if transmitted from the appropriate parameter of packet X/28 or X/29. The assignment of the language to the bits C14-C12 in each header is defined in the last 8 entries of the *language definition table* (see second table below). This character set definition is used from the internal firmware if there is no additional information via packets_X/28, X/29.

The *language definition table* **must** be initialized by the external controller in the given memory location before the S/P-C is enabled. The *language definition table* is available as an "SDO" file (*lang_C01.sdo*). Please contact your Siemens representative.

The secondary language is always taken from packet X/28 or X/29. If none of these packets are transmitted the secondary language is identical to the primary language. The following table shows the assignment of the supported languages to the internal language code. This code must be used to define a language in the language definition table. If a non latin language is selected, the appropriate character set must be downloaded into the PCS memory.

Internal Language Code Table

| Language | Internal Language Code (hexadecimal) |
|--------------------|--------------------------------------|
| English | 00 |
| German | 01 |
| Swedish/Finnish | 02 |
| Italian | 03 |
| French | 04 |
| Portuguese/Spanish | 05 |
| Czech/Slovak | 06 |
| Polish | 07 |



Internal Language Code Table (cont'd)

| Serbian/Croat/Sloven | |
|---------------------------|-------|
| Serbian/Croat/Sloven | 08 |
| Rumanian | 09 |
| Turkish | 0A |
| Estonian | 0B |
| Lithuanian/Lettish | 0C |
| Hungarian | 0D |
| Danish | 0E |
| South African | 0F |
| ASCII | 10 |
| Undefined latin language | 11 |
| Undefined latin language | 12 |
| Undefined latin language | 13 |
| Undefined latin language | 14 |
| Undefined latin language | 15 |
| Undefined latin language | 16 |
| Undefined latin language | 17 |
| Undefined latin language | 18 |
| Undefined latin language | 19 |
| Russian/Byelorussian | 20 |
| Ukranian | 21 |
| Greek | 22 |
| Albanian | 23 |
| English G0 / Arabic G2 | 24 |
| French G0 / Arabic G2 | 25 |
| Arabic | 26 |
| Hebrew G0 / Arabic G2 | 27 |
| Serbian/Croatian Cyrillic | 28 |
| Reserved | 29-3F |

Language Definition Table

| Extrenal Memory Binary Address | External Memory Chap/Row/ Col | Data (hexadecimal) Internal Language Code | Language_# according to the Enhanced Teletext Spec (decimal) | Language |
|---|--|---|--|-------------------------------|
| 808808 | 17/00/04 | 00 | 0 | English |
| 80880A | 17/00/05 | 01 | 1 | German |
| 80880C | 17/00/06 | 02 | 2 | Swedish/Finnish/ Hungarian |
| 80880E | 17/00/07 | 03 | 3 | Italian |
| 808810 | 17/00/08 | 04 | 4 | French |
| 808812 | 17/00/09 | 05 | 5 | Portuguese/Spanish |
| 808814 | 17/00/10 | 06 | 6 | Czech/Slovak |
| 808816 | 17/00/11 | 12 | 7 | Reserved/ASCII |
| 808818 | 17/00/12 | 07 | 8 | Polish |
| 80881A | 17/00/13 | 01 | 9 | German |
| 80881C | 17/00/14 | 02 | 10 | Swedish/Finnish/ Hungarian |
| 80881E | 17/00/15 | 03 | 11 | Italian |
| 808820 | 17/00/16 | 04 | 12 | French |
| 808822 | 17/00/17 | 12 | 13 | Reserved/ASCII |
| 808824 | 17/00/18 | 06 | 14 | Czech/Slovak |
| 808826 | 17/00/19 | 12 | 15 | Reserved/ASCII |
| 808828 | 17/00/20 | 00 | 16 | English |
| 80882A | 17/00/21 | 01 | 17 | German |
| 80882C | 17/00/22 | 02 | 18 | Swedish/Finnish/ Hungarian |
| 80882E | 17/00/23 | 03 | 19 | Italian |
| 808830 | 17/00/24 | 04 | 20 | French |
| 808832 | 17/00/25 | 05 | 21 | Portuguese/Spanish |
| 808834 | 17/00/26 | 0A | 22 | Turkish |
| 808836 | 17/00/27 | 12 | 23 | Reserved/ASCII |
| 808838 | 17/00/28 | 12 | 24 | Reserved/ASCII |

| Extrenal Memory Binary Address | External Memory Chap/Row/ Col | Data (hexadecimal) Internal Language Code | Language_# according to the Enhanced Teletext Spec (decimal) | Language |
|---|--|---|--|--------------------------------|
| 80883A | 17/00/29 | 12 | 25 | Reserved/ASCII |
| 80883C | 17/00/30 | 12 | 26 | Reserved/ASCII |
| 80883E | 17/00/31 | 12 | 27 | Reserved/ASCII |
| 808840 | 17/01/00 | 12 | 28 | Reserved/ASCII |
| 808842 | 17/01/01 | 08 | 29 | Serbian/Croatian/ Slovenian |
| 808844 | 17/01/02 | 12 | 30 | Reserved/ASCII |
| 808846 | 17/01/03 | 09 | 31 | Rumanian |
| 808848 | 17/01/04 | 28 | 32 | Serbian/Croatian cyrilic |
| 80884A | 17/01/05 | 01 | 33 | German |
| 80884C | 17/01/06 | 0B | 34 | Estonian |
| 80884E | 17/01/07 | 0C | 35 | Lithuenian/Lettish |
| 808850 | 17/01/08 | 20 | 36 | Russian/Bijelo/ Bulgarian |
| 808852 | 17/01/09 | 21 | 37 | Ukranian |
| 808854 | 17/01/10 | 06 | 38 | Czech/Slovak |
| 808856 | 17/01/11 | 12 | 39 | Reserved/ASCII |
| 808858 | 17/01/12 | 12 | 40 | Reserved/ASCII |
| 80885A | 17/01/13 | 12 | 41 | Reserved/ASCII |
| 80885C | 17/01/14 | 12 | 42 | Reserved/ASCII |
| 80885E | 17/01/15 | 12 | 43 | Reserved/ASCII |
| 808860 | 17/01/16 | 12 | 44 | Reserved/ASCII |
| 808862 | 17/01/17 | 12 | 45 | Reserved/ASCII |
| 808864 | 17/01/18 | 12 | 46 | Reserved/ASCII |
| 808866 | 17/01/19 | 12 | 47 | Reserved/ASCII |
| 808868 | 17/01/20 | 12 | 48 | Reserved/ASCII |
| 80886A | 17/01/21 | 12 | 49 | Reserved/ASCII |
| 80886C | 17/01/22 | 12 | 50 | Reserved/ASCII |

| Extrenal Memory Binary Address | External Memory Chap/Row/ Col | Data (hexadecimal) Internal Language Code | Language_# according to the Enhanced Teletext Spec (decimal) | Language |
|---|--|---|--|----------------------|
| 80886E | 17/01/23 | 12 | 51 | Reserved/ASCII |
| 808870 | 17/01/24 | 12 | 52 | Reserved/ASCII |
| 808872 | 17/01/25 | 12 | 53 | Reserved/ASCII |
| 808874 | 17/01/26 | 0A | 54 | Turkish |
| 808876 | 17/01/27 | 22 | 55 | Greek |
| 808878 | 17/01/28 | 12 | 56 | Reserved/ASCII |
| 80887A | 17/01/29 | 12 | 57 | Reserved/ASCII |
| 80887C | 17/01/30 | 12 | 58 | Reserved/ASCII |
| 80887E | 17/01/31 | 12 | 59 | Reserved/ASCII |
| 808880 | 17/02/00 | 12 | 60 | Reserved/ASCII |
| 808882 | 17/02/01 | 12 | 61 | Reserved/ASCII |
| 808884 | 17/02/02 | 12 | 62 | Reserved/ASCII |
| 808886 | 17/02/03 | 12 | 63 | Reserved/ASCII |
| 808888 | 17/02/04 | 24 | 64 | English G0/Arabic G2 |
| 80888A | 17/02/05 | 12 | 65 | Reserved/ASCII |
| 80888C | 17/02/06 | 12 | 66 | Reserved/ASCII |
| 80888E | 17/02/07 | 12 | 67 | Reserved/ASCII |
| 808890 | 17/02/08 | 25 | 68 | French G0/Arabic G2 |
| 808892 | 17/02/09 | 12 | 69 | Reserved/ASCII |
| 808894 | 17/02/10 | 12 | 70 | Reserved/ASCII |
| 808896 | 17/02/11 | 26 | 71 | Arabic |
| 808898 | 17/02/12 | 12 | 72 | Reserved/ASCII |
| 80889A | 17/02/13 | 12 | 73 | Reserved/ASCII |
| 80889C | 17/02/14 | 12 | 74 | Reserved/ASCII |
| 80889E | 17/02/15 | 12 | 75 | Reserved/ASCII |
| 8088A0 | 17/02/16 | 12 | 76 | Reserved/ASCII |
| 8088A2 | 17/02/17 | 12 | 77 | Reserved/ASCII |

| Extrenal Memory Binary Address | External Memory Chap/Row/ Col | Data (hexadecimal) Internal Language Code | Language_# according to the Enhanced Teletext Spec (decimal) | Language | |
|---|--|---|--|---------------------|--|
| 8088A4 | 17/02/18 | 12 | 78 | Reserved/ASCII | |
| 8088A6 | 17/02/19 | 12 | 79 | Reserved/ASCII | |
| 8088A8 | 17/02/20 | 12 | 80 | Reserved/ASCII | |
| 8088AA | 17/02/21 | 12 | 81 | Reserved/ASCII | |
| 8088AC | 17/02/22 | 12 | 82 | Reserved/ASCII | |
| 8088AE | 17/02/23 | 12 | 83 | Reserved/ASCII | |
| 8088B0 | 17/02/24 | 12 | 84 | Reserved/ASCII | |
| 8088B2 | 17/02/25 | 27 | 85 | Hebrew G0/Arabic G2 | |
| 8088B4 | 17/02/26 | 12 | 86 | Reserved/ASCII | |
| 8088B6 | 17/02/27 | 26 | 87 | Arabic | |
| 8088B8 | 17/02/28 | 12 | 88 | Reserved/ASCII | |
| 8088BA | 17/02/29 | 12 | 89 | Reserved/ASCII | |
| 8088BC | 17/02/30 | 12 | 90 | Reserved/ASCII | |
| 8088BE | 17/02/31 | 12 | 91 | Reserved/ASCII | |
| 8088C0 | 17/03/00 | 12 | 92 | Reserved/ASCII | |
| 8088C2 | 17/03/01 | 12 | 93 | Reserved/ASCII | |
| 8088C4 | 17/03/02 | 12 | 94 | Reserved/ASCII | |
| 8088C6 | 17/03/03 | 12 | 95 | Reserved/ASCII | |
| 8088C8 | 17/03/04 | 12 | 96 | Reserved/ASCII | |
| 8088CA | 17/03/05 | 12 | 97 | Reserved/ASCII | |
| 8088CC | 17/03/06 | 12 | 98 | Reserved/ASCII | |
| 8088CE | 17/03/07 | 12 | 99 | Reserved/ASCII | |
| 8088D0 | 17/03/08 | 12 | 100 | Reserved/ASCII | |
| 8088D2 | 17/03/09 | 12 | 101 | Reserved/ASCII | |
| 8088D4 | 17/03/10 | 12 | 102 | Reserved/ASCII | |
| 8088D6 | 17/03/11 | 12 | 103 | Reserved/ASCII | |
| 8088D8 | 17/03/12 | 12 | 104 | Reserved/ASCII | |

| Extrenal Memory Binary Address | External Memory Chap/Row/ Col | Data (hexadecimal) Internal Language Code | Language_# according to the Enhanced Teletext Spec (decimal) | Language |
|---|--|---|--|-----------------|
| 8088DA | 17/03/13 | 12 | 105 | Reserved/ASCII |
| 8088DC | 17/03/14 | 12 | 106 | Reserved/ASCII |
| 8088DE | 17/03/15 | 12 | 107 | Reserved/ASCII |
| 8088E0 | 17/03/16 | 12 | 108 | Reserved/ASCII |
| 8088E2 | 17/03/17 | 12 | 109 | Reserved/ASCII |
| 8088E4 | 17/03/18 | 12 | 110 | Reserved/ASCII |
| 8088E6 | 17/03/19 | 12 | 111 | Reserved/ASCII |
| 8088E8 | 17/03/20 | 12 | 112 | Reserved/ASCII |
| 8088EA | 17/03/21 | 12 | 113 | Reserved/ASCII |
| 8088EC | 17/03/22 | 12 | 114 | Reserved/ASCII |
| 8088EE | 17/03/23 | 12 | 115 | Reserved/ASCII |
| 8088F0 | 17/03/24 | 12 | 116 | Reserved/ASCII |
| 8088F2 | 17/03/25 | 12 | 117 | Reserved/ASCII |
| 8088F4 | 17/03/26 | 12 | 118 | Reserved/ASCII |
| 8088F6 | 17/03/27 | 12 | 119 | Reserved/ASCII |
| 8088F8 | 17/03/28 | 12 | 120 | Reserved/ASCII |
| 8088FA | 17/03/29 | 12 | 121 | Reserved/ASCII |
| 8088FC | 17/03/30 | 12 | 122 | Reserved/ASCII |
| 8088FE | 17/03/31 | 12 | 123 | Reserved/ASCII |
| 808900 | 17/04/00 | 12 | 124 | Reserved/ASCII |
| 808902 | 17/04/01 | 12 | 125 | Reserved/ASCII |
| 808904 | 17/04/02 | 12 | 126 | Reserved/ASCII |
| 808906 | 17/04/03 | 12 | 127 | Reserved/ASCII |
| | | | C14 C13 C12 | |
| 808908 | 17/04/04 | 00 | 0 0 0 | English |
| 80890A | 17/04/05 | 04 | 0 0 1 | French |
| 80890C | 17/04/06 | 02 | 0 1 0 | Swedish/Finnish |

| Extrenal Memory Binary Address | External Memory Chap/Row/ Col | Data (hexadecimal) Internal Language Code | acc the Tel | Language_# according to the Enhanced Teletext Spec (decimal) | | Language |
|---|--|---|-------------------|--|---|--------------------|
| 80890E | 17/04/07 | 06 | 0 | 1 | 1 | Czech//Slovak |
| 808910 | 17/04/08 | 01 | 1 | 0 | 0 | German |
| 808912 | 17/04/09 | 05 | 1 | 0 | 1 | Portuguese/Spanish |
| 808914 | 17/04/10 | 03 | 1 | 1 | 0 | Italian |
| 808916 | 17/04/11 | 12 | 1 | 1 | 1 | Reserved/ASCII |

- The S/P-C uses chapter 4 to chapter 17 of the external memory as a temporary memory.
- If the dual page mode is selected, the sync and row attribute registers must be set in the appropriate way by the user. In this mode only Level_1.5 is supported.
- The following table explains the DRCS memory allocation:

| 12*10*1 Address | USAGE | Number of Characters |
|----------------------------------|----------------------------------|----------------------|
| 0 _H -17 _H | Transmitted level 2.5 characters | 24 |
| 18 _H -1F _H | OSD | 8 |
| 20 _H -7F _H | G0 DRCS character set | 96 |
| 80 _H -9F _H | OSD | 32 |
| A0 _H -FF _H | G2 DRCS character set | 96 |

The following S/P-C status bits are available at address Block0/Byte5/Row6/Col16

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|----------------|-----------------|------------------|
| 0 | 0 | 0 | 0 | 0 | SIDE_ PANEL | S/P-C_ Ready | Outer_ Screen |

SIDE_PANEL

This bit tells whether a side panel information for the current display page is received.

If a sidepanel is transmitted, the external controller has to increase the pixel speed using the 16_by_9 bit in I²C register 114. The position of the display has to be corrected with the Sync_Delay_Word.

0: No side_panel is activated for the current display page.

1: Side_panel is activated for the current display page.

S/P-C_Ready

The *S/P-C_READY* bit is reset by the command SERIAL_PARAL-LEL_CONVERSION and set from the internal firmware if the current S/P-C cycle is finished. This bit is very helpful if you want to stop the S/P-C to use the display memory for other purpose. In this case you have to wait until the *SPC_READY* bit is set again before you start writing into the display memory.

Outer_Screen

This bit can be used as an indicator, whether the outer screen is under control of teletext or not. This might be useful if the user wants to define this area by the outer screen mask register.

- 0: Outer screen is not used by the S/P-C (only black blanks are stored in that area).
- 1: Some high level information (side panel or screen background color) is stored in that area. The outer screen mask register should not be used by the controller.

1.2.3 INHIBIT_UPDATE_S/P-C (command no. 10d)

This command defines display memory parts which can not be overwritten by the S/P-C. Any number of inhibit update windows can be defined. In between these windows bytes 0-4 of the character display word (CDW) are blocked for the S/P-C. The window can be closed again by using the bit *UPDATE*. Before starting the S/P-C the first time this command should be given with parameters *ALL* and *UPDATE* set to '1'.

Input Parameters:

$MODE_1 = MCI0_0$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|------------|---------|-----------|-------|--------|
| 0 | 0 | 0 | IG_WIN_DEF | ACT_WIN | BLOCK_2_3 | ALL | UPDATE |

IG_WIN_DEF

This bit is only relevant if you have defined different inhibit windows in the background, which means the whole display memory is still refreshed by the S/P-C. After all settings are done they can be enabled/disabled with one command. In this case only the bits *IG_WIN_DEF* and *ACT_WIN* must be defined. All other input parameters will be ignored.

- 1: Only the bit *ACT_WIN* will be considered. All other input parameters are not relevant.
- 0: All input parameters will be considered as described.

ACT_WIN

This bit forces the S/P-C to process all window definitions.

HINT: if no windows are defined, ACT_WIN should be set to '0'.

- 1: During the refresh of the display memory, the S/P-C considers the window definitions. The defined windows will not be updated from the S/P-C anymore.
- 0: The S/P-C does not process the window definitions any more. All window settings are still in the background but the whole display memory will be refreshed by the S/P-C again.

BLOCK 2 3

These bits select whether the command is valid for block 2 (inner screen area) or block 3 (outer screen area) of the display memory.

- 1: Block 3 is affected by this command.
- 0: Block 2 is affected by this command.

ALL

This bit forces the S/P-C to update the specified window again with teletext data.

- 1: The total memory of block 2 / 3 is influenced by this command.
- 0: Only the window defined by the COORDINATE registers is influenced by this command.

UPDATE

This bit forces the S/P-C to update the specified window again with teletext data.

1: The specified inhibit update window is cancelled.

0: The specified window is not updated anymore by the S/P-C.

Window Coordinates

COORDINATE ROW START = MCIO 4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|---------|---------|---------|---------|---------|
| 0 | 0 | 0 | S_ROW_4 | S_ROW_3 | S_ROW_2 | S_ROW_1 | S_ROW_0 |

COORDINATE_COLUMN_START = MCI0_3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|---------|---------|---------|---------|---------|
| 0 | 0 | 0 | S_COL_4 | S_COL_3 | S_COL_2 | S_COL_1 | S_COL_0 |

COORDINATE_ROW_END = MCI0_2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|---------|---------|---------|---------|---------|
| 0 | 0 | 0 | E_ROW_4 | E_ROW_3 | E_ROW_2 | E_ROW_1 | E_ROW_0 |

COORDINATE_COLUMN_END = MCI0_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|---------|---------|---------|---------|---------|
| 0 | 0 | 0 | E_COL_4 | E_COL_3 | E_COL_2 | E_COL_1 | E_COL_0 |

The COORDINATE registers define the start and end row and column address of the inhibit update windows. The end address must always be bigger than the start address.

Return Values:

None

Error Code:

| ERR_7 - ERR_0 | Description |
|---------------|-----------------------------------|
| 0 | Command execution was successful. |
| 1-255 | Not defined |

Comments:

None

1.2.4 WRITE_TOP_TITLE (command no. 53d)

Because all bits of the character display word are used in level 2.5 teletext, they must also be defined in the TOP title. That means, that now 5 bytes are available for defining the TOP title attributes compared to 4 bytes with MEGATEXT[™] SDA 5273.

Input Parameters:

Display_memory_address (this is the display destination pointer to which the TOP title is to be written).

ROW_COL_POSITION_2 = MCI0_2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | BY_5 | BY_4 | BY_3 | BY_2 |

ROW_COL_POSITION_1 = MCI0_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BY_1 | BY_0 | BLK_2 | BLK_1 | BLK_0 | ROW_4 | ROW_3 | ROW_2 |

ROW_COL_POSITION_0 = MCI0_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ROW_1 | ROW_0 | COL_5 | COL_4 | COL_3 | COL_2 | COL_1 | COL_0 |

COL_5 thru COL_0 Column address of first TOP title character to be written.

ROW_4 thru ROW_0 Row address of first TOP title character to be written.

BLK_2, BLK_0 Selects display memory block to which TOP title is to be written.

BY_5 thru BY_0 These byte position selection bits can be used to control

which byte position is overwritten by the command.

$MODE_1 = MCI0_5$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|---------|--------|-------|--------|---------|
| 0 | 0 | 0 | APPEND_ | FILL_ | READ | CUT_ | PAGE_ |
| | | | CHAR | BLANKS | | BLANKS | NUM_ENA |

PAGE_NUM_ENA

- 1: If no additional information to the page number specified in PAGE_NUMBER is present, this page number will be changed to ASCII format and written to the position specified in ROW_COL_POSITION.
- 0: If no additional information is present, nothing will be written to the display memory. If additional information is present it will be written into the position specified in ROW COL POSITION.

CUT BLANKS

- 1: Blanks behind the last TOP title character to be written will be truncated.
- Blanks behind the last TOP title character to be written will not be truncated.

READ

- 1: Only the additional information is returned. Nothing will be written in the display memory.
- 0: The TOP title will be written to the specified address and the additional information will be returned.

FILL BLANKS

- 1: Instead of a page number or a TOP title, blanks will be written to the specified address. If this bit is set, all other mode bits are ignored. The number of blanks to be written is given in NUMBER_OF_BLANKS. The attributes of these blanks are given in TOP_TITLE_ATTRIBUTES.
- 0: FILL BLANKS is switched off.

APPEND_CHAR

- 1: A character specified by TOP_TITLE_CHARACTER appended to the written page number or TOP title.
- 0: APPEND CHARACTER is switched off.

Page Number

This is the page number for which the TOP title should be written.

PAGE_NUMBER_1 = MCI0_4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | M2 | M1 | MO |

PAGE_NUMBER_0 = MCI0_3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PT3 | PT2 | PT1 | PT0 | PU3 | PU2 | PU1 | PU0 |

All above listed page number bits have the same meaning as defined in the world system teletext specification.

Number of Blanks

This register defines the number of blanks to be written.

NUMBER_OF_BLANKS = MCI1_5

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | NU_5 | NU_4 | NU_3 | NU_2 | NU_1 | NU_0 |

NU_5 thru NU_0 value must be between 0-39d

Top Title Attributes

These registers define the character attributes for the TOP title string to be written.

TOP_TITLE_ATTRIBUTE_1 = MCI1_4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

TOP_TITLE_ATTRIBUTE_1 = MCI1_3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TT_31 | TT_30 | TT_29 | TT_28 | 0 | 0 | 0 | 0 |

TOP_TITLE_ATTRIBUTE_1 = MCI1_2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TT_23 | TT_22 | TT_21 | TT_20 | TT_19 | TT_18 | TT_17 | TT_16 |

TOP_TITLE_ATTRIBUTE_0 = MCI1_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TT_15 | TT_14 | TT_13 | 0 | 0 | 0 | TT_9 | 0 |

All above listed TOP title attribute bits have the same meaning as defined for character display words (please refer to **paragraph 1.4**).

TOP Title Characters

This register defines the character to be appended to a written TOP title.

TOP_TITLE_CHARACTER = MCI1_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CH7 | CH6 | CH5 | CH4 | CH3 | CH2 | CH1 | CH0 |

With CH7 thru CH0 any character from the MEGATEXT PLUS character set can be selected.

Return Values:

Additional Information

The first 8 bytes (magazine number, page number tens, page number units, link information, direct selection) of the given page number are returned. For details of these bits refer to the TOP specification [1]. The additional information consists of 8 bytes ADDI_BYTE_7 thru ADDI_BYTE_0 with ADDI_BYTE_0 as the least significant. The FALSE bit indicates whether the byte has been received correctly.

ADDI_BYTE_7 = MCI2_5

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_7_3 | AI_7_2 | AI_7_1 | AI_7_0 |

$ADDI_BYTE_6 = MCI2_4$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_6_3 | Al_6_2 | AI_6_1 | AI_6_0 |

ADDI BYTE 5= MCI2 3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_5_3 | AI_5_2 | AI_5_1 | AI_5_0 |

ADDI BYTE 4 = MCI2 2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_4_3 | AI_4_2 | AI_4_1 | AI_4_0 |

ADDI_BYTE_3 = MCI2_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_3_3 | AI_3_2 | AI_3_1 | AI_3_0 |

$ADDI_BYTE_2 = MCI2_0$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_2_3 | AI_2_2 | AI_2_1 | AI_2_0 |

ADDI_BYTE_1 = MCI3_5

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_1_3 | Al_1_2 | Al_1_1 | Al_1_0 |

ADDI_BYTE_0 = MCI3_4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| 0 | 0 | FALSE | 0 | AI_0_3 | Al_0_2 | AI_0_1 | AI_0_0 |

The *ADDI* bits have the same meaning as described in the document "TOP-System for Teletext" [1].

Next Column Address

This is the column address after the last written TOP title character.

ROW_COL_POSITION_2 = MCI0_2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

ROW_COL_POSITION_1 = MCI0_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 1 | 1 | 0 | BLK_1 | BLK_0 | 0 | 0 | 0 |

ROW_COL_POSITION_0 = MCI0_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ROW_1 | ROW_0 | COL_5 | COL_4 | COL_3 | COL_2 | COL_1 | COL_0 |

BLK_1, BLK_0 Block address of the TOP title character last written.

ROW_4 thru ROW_0 Row address of the TOP title character last written.

COL 5 thru COL 0 Column address behind the TOP title character last written. If

this address is equal to the column address in

ROW_COL_POSITION_0 and CUT_BLANKS = 1, the TOP

title string consists only of blanks.

Error Code:

| ERR_7 – ERR_0 | Description |
|---------------|-----------------------------------|
| 0 | Command execution was successful. |
| 1 | Basic TOP table not received. |
| 2 | Additional information not found. |
| 3-255 | Not defined. |

Comment

Before the additional information table is received for the first time, all bytes of this chapter are automatically set to $20_{\rm H}$.

1.2.5 READ_TRACE_REQUEST_TABLE (command no. 52d)

This command is introduced to optimize the performance of the complete system. In many cases it is necessary to know how many pages are in the transmitted cycle (page trace tab) or how many pages are in progress (to be in progress tab). In former versions this had to be programmed externally and therefore was very slow.

For further information about the tables refer to command Read_Clear_Page_Trace [2].

Input Parameters:

TABLE_SELECT = MCI0_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|--------------------|-----------------------|-----------------|----------------|
| 0 | 0 | 0 | 0 | To_be_ intended | To_be_in_ progress | Sub_Page_T race | Page_ Trace |

With the bits in this register one of the four tables is selected. The number of all set bits in the selected table is returned. Only one of these bits may be set at the same time.

Return Values:

NUMBER_OF_BITS_1 = MCI1_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|--------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | NUM_10 | NUM_9 | NUM_8 |

NUMBER_OF_BITS_0 = MCI1_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| NUM_7 | NUM_6 | NUM_5 | NUM_4 | NUM_3 | NUM_2 | NUM_1 | NUM_0 |

NUM_10 ... **NUM_0** The number of bits which are set in the selected table are returned.

Error Code:

| ERR_7 - ERR_0 | Description |
|---------------|-----------------------------------|
| 0 | Command execution was successful. |
| 1-255 | Not defined. |

Comments:

None

1.2.6 TIME_DISPLAY (command no. 49d)

This command controls the on-screen display clock.

The time attributes will now be reset when the bit "TIME ON" is set to '0'.

For further information about the command refer to MEGATEXT documentation, volume 1, chapter "MEGATEX Command Interface" (Page 72).

1.3 Changes in the CLUT of the MEGATEXT PLUS

In the SDA 5273, CLUT 0 and 1 (vectors 0-15) are hardwired. In the SDA 5275-2 the values of these vectors must be programmed. **To be compatible with the SDA 5273 these values have to be initialized by the external controller.** The positioning of the CLUT vectors in the memory is already defined in document *Display Functions* [2].

Refer to paragraph 2.4 Application Notes in this document.

1.4 Changes in the DRCS-Addressing of the MEGATEXT PLUS

The memory area available for DRCS characters has been essentially increased in the SDA 5275-2. To address these additional DRCS characters, the character display word is expanded to 43 bits. That means that also the screen mask registers (OSMR, OSDW, BOXMRO, BOXDW0, ISMR0, ISDW0, BOXMR1, BOXDW1, ISMR1, ISDW1) are expanded to 43 bits.

The new CDW looks like:

| Byte Pos. | + | | Function | Remark |
|-----------|----|----------|----------------------------|---|
| 0 | 0 | B0 B1 | ROM character select | Each character is defined by a 12 × 10 pixel matrix |
| | 2 | B2 | | by a 12 × 10 pixel matrix |
| | 3 | B3 | | |
| | 4 | B4 | | |
| | 5 | B5 | | |
| | 6 | B6 | | |
| | 7 | B7 | | |
| 1 | 8 | B8 | | |
| | 9 | US | Underline/Separate graphic | Function depends on special character |
| | 10 | UH | Upper Half double height | |
| | 11 | DH | Double Height | |
| | 12 | DW | Double Width | Marks left half of character |
| | 13 | СО | Conceal/Reveal | |
| | 14 | TRB | Transparent Background | Video picture visible |
| | 15 | TRF | Transparent Foreground | |
| 2 | 16 | ВХ | Box Mode | See paragraph 1.7 |
| | 17 | BC0 | Selection out of | Color vector |
| | 18 | BC1 | 8 Background colors | |
| | 19 | BC2 | | |
| | 20 | FC0 | Selection out of | Color vector |
| | 21 | FC1 | 8 Foreground colors | |
| | 22 | FC2 | | |
| | 23 | F0 | Control of Flash modes | |
| 3 | 24 | F1 | | |
| | 25 | F2 | | |
| | 26 | F3 | | |
| | 27 | IC | Inverse colors | May be used as cursor |
| | 28 | BC3 | CLUT select for | |
| | 29 | BC4 | Background color | |
| | 30 | FC3 | CLUT select for | |
| | 31 | FC4 | Foreground color | |

| Byte Pos. | Bit | Name | Function | Remark |
|-----------|---------|------|----------------------------|------------------------------|
| 4 | 32 | DD0 | Multimode bits | |
| | 33 | DD1 | Addressing of accents | |
| | 34 | DD2 | Addressing of PCS | |
| | 35 | DD3 | Memory | |
| | 36 | DD4 | Selection of the DRCS mode | |
| | 37 | DM0 | Display Mode selection | |
| | 38 | DM1 | | |
| | 39 | UC | User CLUT select | Selects CLUT 0:3 or CLUT 4:7 |
| 5 | 40 | B9 | Additional DRCS- | |
| | 41 | B10 | Addresses | |
| | 42 | B11 | Must be set to '0' | |
| | 43 - 47 | | Reserved for future use | Not used for now |

Bits 40 and 41 can be used for addressing the additional DRCS characters. Bit 42 in all display mask registers must be set to '0'. Not all of the possible 4096 addresses are defined. The following table shows how many DRCS characters can be defined depending on the selected color depth mode:

| PCS Resolution | Number of Pos | ssible DRCS Characters | Location in Memory |
|----------------|---------------|------------------------|--------------------|
| 12 × 10 × 1 | total 1056 | 256 | Block 0 / row 8-24 |
| | | 400 | Block 1 / row 0-24 |
| | | 400 | Block 3 / row 0-24 |
| 12 × 10 × 2 | total 528 | 128 | Block 0 / row 8-24 |
| | | 200 | Block 1 / row 0-24 |
| | | 200 | Block 3 / row 0-24 |
| 12 × 10 × 4 | total 264 | 64 | Block 0 / row 8-24 |
| | | 100 | Block 1 / row 0-24 |
| | | 100 | Block 3 / row 0-24 |

1.5 Reveal/Conceal

The function reveal/conceal can now be realized very simple by setting/resetting of the *REVEAL* bit in the input parameters of the command *SERIAL PARALLEL CONVERSION* (see **paragraph 1.2.2** in this document).

1.6 User Defined Characters (UDC)

UDC = The first 8 characters (column 0-7) in row 0 of the display memory (e.g. pagenumber).

The processing of the UDC has changed. With Megatext SDA 5273, the UDC must be initialized in the internal memory block 0. With MEGATEXT PLUS, the UDC must be initialized directly into block 2 (display memory). Refer to **paragraph 1.2.2** comments in this document.

1.7 Box Bit

The use of the box bit in the character display word is inverted by the S/P-C compared to the Megatext SDA 5273. Therefore it is necessary to exchange the contents of the following display registers to get a correct display for newsflash and subtitle pages:

Inner_Screen_Display_Register_1 <---> Box_Display_Word_1
Inner_Screen_Mask_Register_1 <---> Box_Mask_Register_1

| SDA 5273 | SDA 5275-2 | |
|----------|------------|-------------|
| BX = 1 | BX = 0 | Inside box |
| BX = 0 | BX = 1 | Outside box |

This change was necessary to handle the new WST [3] feature "transparent" (color 8).

1.8 Wide Screen Signaling (WSS) and Video Program System (VPS)

The SDA 5275-2 has an integrated single data line module for real-time WSS and VPS processing. If this module is enabled, the internal PU takes over the control of the M3L-Bus Register 98 SINGLE_DATA_LINE. The single data line module switches automatically between line 16 (VPS) and line 23 (WSS) in one field. The WSS data are error checked and written to a buffer in the internal memory. Their actual values can be read at any time. The received data are biphase decoded and only written if the whole WSS line is received without error. Clock-run-in and framing-code are not stored. The threshold when the data should be indicated as valid can be controlled by the input parameter WSS_CNT(7:0). This input parameter set the threshold how often the WSS data have to be received without any errors in sequence before the data will be stored and the WSS bit will be set in the TEXT STATUS REGISTER. To enable the WSS/VPS registers High Level Control 2. VPS WAIT CONTROL. module initialize the NU_TE_FR of the command ACQ_CONTROL and initialize the M3L-Register EXTRA FRAMINGCODE WINDOW with the value B4h (refer to the document M3L-Bus Register [2]).

WSS

Block0/Byte0/Row1/Col0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WSS_7 | WSS_6 | WSS_5 | WSS_4 | WSS_3 | WSS_2 | WSS_1 | WSS_0 |

Block0/Byte0/Row1/Col1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|--------|--------|--------|--------|-------|-------|
| 0 | 0 | WSS_13 | WSS_12 | WSS_11 | WSS_10 | WSS_9 | WSS_8 |

WSS(13:0)

data bits of the transmitted WSS information. Refer to WSS Specification [4]

WSS(3:0) -> aspect ratio

WSS(7:4) -> enhanced service

WSS(10:8) -> subtitles

WSS(13:11) -> reserved

TEXT STATUS REGISTER Block0/Byte3/Row0/Col21

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|----------------|---------|
| 0 | 0 | TOP | FLOF | WSS | VPS | LINE16_ VPS | NO_TEXT |

The WSS status bit is an indicator for the reception of a valid WSS packet. Before reading of the WSS data set the WSS status bit in the text status register to '0'. Use a polling technic until the WSS status bit is '1'.

VPS

Block0/Byte2/Row1/Col0-13

| Column Position | VPS Word | VPS Data Word |
|-----------------|----------|-----------------------------------|
| 0 | 3 | Source identification |
| 1 | 4 | Source identification |
| 2 | 5 | Sound data special identification |
| 3 | 6 | Signal content identification |
| 4 | 7 | ASCII plain text channel |
| 5 | 8 | Routing |
| 6 | 9 | Routing |
| 7 | 10 | Reports commands |
| 8 | 11 | VPS extra information |
| 9 | 12 | VPS extra information |
| 10 | 13 | VPS extra information |
| 11 | 14 | VPS extra information |
| 12 | 15 | Reserved for data protection |
| 13 | | Status word |

Bit-Resolution for the VPS Data Words

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| VPS1_3 | VPS1_2 | VPS1_1 | VPS1_0 | VPS0_3 | VPS0_2 | VPS0_1 | VPS0_0 |

The VPS data are error checked and written to a buffer in the internal memory. Their current values can be read any time. The received data are biphase decoded and only written if the whole VPS line is received without error. The status word shows the number of detected errors. Clock-run-in and framing-code are not stored. For further information about VPS refer to the VPS Specification [5].

TEXT STATUS REGISTER Block0/Byte3/Row0/Col21

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|---------|---------|
| 0 | 0 | TOP | FLOF | WSS | VPS | TEXT_16 | NO_TEXT |

The VPS status bit is an indicator for the reception of a valid VPS packet. Before reading of the VPS data set the VPS status bit in the text status register to '0'. Use a polling technic until the VPS status bit is '1'.

1.9 Teletext Identification

MEGATEXT PLUS provides an internal module to recognize if the current channel transmits teletext.

This module delivers the bit NO_TEXT in the TEXT_STATUS_REGISTER which indicates teletext transmission. To activate this function the following input parameters are recommended.

NU_TE_FR(7:0)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |

These bits define the number of frames which have to be pass without text reception (refer to paragraph 1.2.1 ACQ_CONTROL).

NU_VALID_HEAD(7:0)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

Number of valid headers. This parameter is used together with NU_TE_FR(7:0) to define a criterion for the text identification module. With the NU_TE_FR(7:0) you define the number of frames with text information and with NU_VALID_HEAD(7:0) you define the number of headers must be free of errors before a header will be interpreted as valid. This monitoring of the text identification is active all the time (refer to **paragraph 1.2.1** ACQ_CONTROL).

1.9.1 Teletext Identification in Line 16

The MEGATEXT PLUS hardware has two paths for data reception. One path is for the teletext reception and the other one for the reception of the single data line services. For both data paths a separate framingcode is defined. The switch between the two branches will be done via the M3L-Bus register 98 SINGLE_DATA_LINE.

Example:

The M3L-Bus register 98 is set to line 16. An incoming line 16 will then only be processed in the single data line path and not in the teletext path. In this case, please be aware that if there are teletext information transmitted in line 16 this data will never be recognized by the decoder.

To avoid this problem an extra function is implemented in MEGATEXT PLUS to first check if this channel provides VPS information or not.

With a channel change (command *ACQ_CONTROL* must be given) the single data line will be set to line 16 for a given time span. After this time a decision will be made depending on the bit LINE16_VPS in the TEXT_STATUS_REGISTER. If this bit is set to '1' the single data line will further be used to receive VPS info in line 16. If this bit is still

'0' the single data line will not be loaded with the value 16d anymore because of possible teletext transmission in this line.

This function needs the setup parameter VPS_WAIT(7:0) to define the wait time and can be activated by the setup parameter bit ENA_LINE16/23. Both parameters must be set before sending the command *RESET_ACQ*.

We recommend the following setting:

Setup Parameter VPS_WAIT(7:0)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

1.10 Binary Address Port

In addition to the existing M3L/I²C-Bus dataports (DATAPORT_0/DATAPORT_1) MEGATEXT PLUS has a new dataport (DATAPORT_2). This dataport only uses the binary addressing for the internal or external DRAM. DATAPORT_2 can be used with the full speed of 1 MHz SCL frequency for the M3L-Bus. The related address pointer for DATAPORT_2 is adress_pointer_1 (refer to M3L-Bus register description [2])

ADDRESS_POINTER_1_2/R56

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------|-------|--------|-------|-------|-------|-------|-------|
| EXT_MEM = 0 | 0 | 0 | 1 | BYT_5 | BYT_4 | BYT_3 | BYT_2 |
| EXT_MEM = 1 | 0 | CHP_10 | CHP_9 | CHP_8 | CHP_7 | CHP_6 | CHP_5 |

ADDRESS_POINTER_1_2/R57

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------------|----------------|----------------|----------------|----------------|-------|-------|-------|
| BYT_1 CHP_4 | BYT_0 CHP_3 | BLK_2 CHP_2 | BLK_1 CHP_1 | BLK_0 CHP_0 | ROW_4 | ROW_3 | ROW_2 |

ADDRESS_POINTER_1_1/R58

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ROW_1 | ROW_0 | COL_5 | COL_4 | COL_3 | COL_2 | COL_1 | COL_0 |

(for bit level description refer to M3L-Bus register description [2])

ADDRESS_POINTER_1_1/R58

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| DATA_P_27 | DATA_P_26 | DATA_P_25 | DATA_P_24 | DATA_P_23 | DATA_P_22 | DATA_P_21 | DATA_P_20 |

DATA_P_(27:20)

: These bits contain the data to be transferred to or from the selected memory address. Any write or read to or from dataport_2 activates the binary autoincrement function in the address pointer 1.

2 Application Notes

2.1 Version Code Overview

Version code overview for

- Megatext SDA 5273/-2
- MEGATEXT PLUS SDA 5275/-2
- Compacttext SDA 5273C/-2C

In the internal memory one location is reserved for the version code. This version code can be used to distinguish the above mentioned ICs.

IC Differentiation

| Memory Address | SDA 5273/5273-2 | SDA 5275/5275-2 | SDA 5273C/5273-2C |
|----------------|-----------------|-----------------|-------------------|
| Block_0 | | | |
| Byte_4 | 00 _H | 01 _H | 02 _H |
| Row_7 | | | |
| Column_23 | | | |

Version Differentiation

| Memory Address | SD | A 5275/-2 | SDA 5273C/-2C | | |
|----------------|---------|-----------------|---------------|-----------------|--|
| | Version | Version Code | Version | Version Code | |
| Block_0 | A23 | 22 _H | C29 | 11 _H | |
| Byte_3 | B11 | 22 _H | C129 | 12 _H | |
| Row_7 | B12 | 22 _H | C229 | 12 _H | |
| Column_23 | C01-11 | 23 _H | B50-13 | 14 _H | |
| | C01-12 | 23 _H | C50-11 | 14 _H | |
| | | | C55-12 | 15 _H | |

Version Differentiation

| Version | | | SDA | 5273/-2 | | | | | | |
|---------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|--|--|--|
| | Memory Address | | | | | | | | | |
| | mci0_5 | mci0_4 | mci0_3 | mci0_2 | mci0_1 | mci0_0 | | | | |
| C22 | 32 _H | 35 _H | 30 _H | 38 _H | 39 _H | 33 _H | | | | |
| C24 | 31 _H | 34 _H | 30 _H | 33 _H | 39 _H | 34 _H | | | | |
| C26 | 31 _H | 39 _H | 30 _H | 37 _H | 39 _H | 34 _H | | | | |
| C134 | 33 _H | 30 _H | 30 _H | 35 _H | 39 _H | 35 _H | | | | |
| B30-13 | 30 _H | 37 _H | 30 _H | 33 _H | 39 _H | 37 _H | | | | |

| Version Differentiation (cont'd) | Version | Differentiation | (cont'd) |
|----------------------------------|---------|-----------------|----------|
|----------------------------------|---------|-----------------|----------|

| Version | SDA 5273/-2 | | | | | | | | | |
|---------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|--|--|--|
| | Memory Address | | | | | | | | | |
| | mci0_5 | mci0_4 | mci0_3 | mci0_2 | mci0_1 | mci0_0 | | | | |
| C30-11 | 30 _H | 37 _H | 30 _H | 33 _H | 39 _H | 37 _H | | | | |
| C30-12 | 30 _H | 37 _H | 30 _H | 33 _H | 39 _H | 37 _H | | | | |

Hint

mci0_5 to mci0_0 are equal to M3L-Bus registers reg8 to reg13. The version code in these M3L-Bus registers is valid after Megatext is reset until the first mci command is given.

2.2 Termination Display Word (TDW)

Pages with sidepanels and a background color unequal to black show a vertical black bar on the left or right side of the display. This area is defined by the TDW.

Proposal: Initialize the TDW with a space and background color 8. The borders will then automatically have the screen background color.

TDW Block0/Row3/Col5

| Byte 5 | Byte 4 | Byte 3 | Byte 2 | Byte 1 | Byte 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 00 _H | 00 _H | 50 _H | 00 _H | 00 _H | 20 _H |

2.3 M3L-Register 113 (Sync Source Selection)

In the sync source selection register the most significant bit (bit 7) must be set to '1'. Otherwise the right edge of the display can be incorrect if the 16 by 9 mode is used.

This bit has no effect in the Megatext SDA 5273 and also in the 4 by 3 mode.

2.4 Color Look Up Table

In the Megatext SDA 5273 the CLUTs 0 and 1 are hardwired. In the MEGATEXT PLUS SDA 5275-2 the CLUTs 0 and 1 must be initialized by the external controller. The following table shows the values for the CLUTs 0 and 1 which have to be initialized by the external controller:

MEMORY MAPPING

| Memory Address | Byt | te 5 | Byt | te 4 | Byt | te 3 | Byt | e 2 | Byt | te 1 | Byt | e 0 |
|-------------------|------|--------|--------|------|------|--------|------|-------|--------|------|----------|--------|
| | 7654 | 3210 | 7654 | 3210 | 7654 | 3210 | 7654 | 3210 | 7654 | 3210 | 7654 | 3210 |
| | CLUT | 0 / C | olor 2 | CLUT | 0/C | olor 3 | CLUT | 0/C | olor 4 | CLU1 | Г 0 / Сс | olor 5 |
| | R | G | В | R | G | В | R | G | В | R | G | В |
| Block0/Row3/Col16 | 0000 | 1111 | 0000 | 0000 | 1111 | 1111 | 1111 | 0000 | 0000 | 1111 | 0000 | 1111 |
| | CLUT | 0/C | olor 6 | CLUT | 0/C | olor 7 | CLUT | 1 / C | olor 8 | CLU1 | 1 / Co | olor 9 |
| | R | G | В | R | G | В | R | G | В | R | G | В |
| Block0/Row3/Col17 | 1111 | 1111 | 0000 | 1111 | 1111 | 1111 | 0000 | 0000 | 0000 | 0000 | 0000 | 0111 |
| | CLUT | 1 / Co | lor 10 | CLUT | 1/Co | lor 11 | CLUT | 1/Co | lor 12 | CLUT | 1/Co | lor 13 |
| | R | G | В | R | G | В | R | G | В | R | G | В |
| Block0/Row3/Col18 | 0000 | 0111 | 0000 | 0000 | 0111 | 0111 | 0111 | 0000 | 0000 | 0111 | 0000 | 0111 |
| | CLUT | 1 / Co | lor 14 | CLUT | 1/Co | lor 15 | CLUT | 0 / C | olor 0 | CLU1 | 0 / Co | olor 1 |
| | R | G | В | R | G | В | R | G | В | R | G | В |
| Block0/Row3/Col19 | 0111 | 0111 | 0000 | 0111 | 0111 | 0111 | 0000 | 0000 | 0000 | 0000 | 0000 | 1111 |

2.5 Multi Language Processing

2.5.1 Non-Latin Character Set Selection via Packets X/28, X/29

With the new level 2.5 teletext standard it is possible to define a new G0/G2 character set via packets X/28, X/29. This means that each page in the transmitted cycle can be defined with its own character set. MEGATEXT PLUS supports this feature in the following way:

All latin-based character sets are integrated in the character ROM and will be processed automatically by the internal firmware. For all non-latin-based character sets the internal PCS memory can be used. Supported PCS character sets are cyrillic, arabic, greek, hebrew. These character sets can be ordered from your Siemens representative and are available as an "SDO"-file. Due to the fact that it is only possible to download one PCS character set at a time into the MEGATEXT PLUS, it is necessary to know which character set will be needed for the actual display page. The register described below is the interface between the internal S/P-C, which processes the character set, and the external controller, which has to download the right PCS character set.

CHARACTER SET CONTROL REGISTER Block0/Byte2/Row6/Col16

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|------------|-------|--------|--------|--------|--------|--------|--------|
| HAND_SHAKE | INT | LANG_5 | LANG_4 | LANG_3 | LANG_2 | LANG_1 | LANG_0 |

HAND SHAKE : Handshake bit

If the internal firmware detects that a non-latin character set should be used for the current display page, this bit will be set to '1'. The external controller can use a polling technique in the mainloop to detect when this bit goes into the '1' condition. If this bit is in the '1' condition, the bits LANG (5:0) define the language that is needed for the actual display page (refer to the *internal language code table* paragraph 1.2.2 Serial Parallel Conversion in this document). If this character set is available and supported by the external controller, it must be downloaded into the PCS memory of MEGATEXT PLUS. After the download, the bit HAND_SHAKE must be reset by the external controller, to indicate to the S/P-C, that the download is finished and the new character set can be used.

LANG(5:0) : Internal language code (refer to the *internal language code table*

paragraph 1.2.2 Serial Parallel Conversion).

The S/P-C returns in these bits the requested language via

packet X/28 and X/29 for the current display page.

INT : This bit is for internal use only.

2.5.2 Example for Russian Market

This example shows the decisive difference in the initialization of MEGATEXT PLUS for the Russian market.

2.5.2.1 Input Parameter for the Command Serial_Parallel_Conversion

SPC MODE 0 = MCIO 4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | Х | Х | Х | Х | Х | 1 | Х |

$SPC_MODE_1 = MCI0_5$

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Х | Х | Х | Х | 1 | Х | Х | Х |

The bit SEC_LA should be set and the secondary language should be defined to English because currently, no Russian broadcaster transmits packet X/28 or X/29.

SECONDARY LANGUAGE SELECTION = MCI2 4

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

2.5.2.2 Initialization of the Character Set, Related to the Header Control Bits C14-C12 (refer to file lang_C01.sdo)

LANGUAGE DEFINITION TABLE

| External Memory Binary Address | External Memory Chap/Row/Col | Data (hexadecimal) Internal Language Code | acco Enha | uage_i rding t nced ext Sp | Language | |
|---|------------------------------------|---|--------------|-------------------------------------|----------|------------------------|
| | | | C14 | C13 | C12 | |
| 808888 | 17/02/04 | 00 | 0 | 0 | 0 | English |
| 80888A | 17/02/05 | 20 | 0 | 0 | 1 | Russian |
| 80888C | 17/02/06 | 0B | 0 | 1 | 0 | Estonian |
| 80888E | 17/02/07 | 06 | 0 | 1 | 1 | Czech/Slovak |
| 808890 | 17/02/08 | 01 | 1 | 0 | 0 | German |
| 808892 | 17/02/09 | 08 | 1 | 0 | 1 | Serbian/ Croatian |
| 808894 | 17/02/10 | ОС | 1 | 1 | 0 | Lithuanian/ Lettish |
| 808896 | 17/02/11 | 21 | 1 | 1 | 1 | Ukranian |

2.5.2.3 Initialization of the Additional Table for the Packet X/26 Character Processing

This table is necessary for the cyrillic and baltic languages. The table is available as an "SDO"-file and can be requested from your Siemens sale representative (g2dm_tab.sdo).

All packet 26 characters which can not be genertaed by our character ROM, can be defined as PCS characters. The table "g2dm_tab.sdo" redefines the character ROM address to the related PCS address.

The first entry of the table contains the number of table elements. If the number of table elements = 0, then the table is empty.

2.5.2.4 Initialization of the Cyrillic Character Set in the Internal PCS Memory of the MEGATEXT PLUS

This character set is available as an "SDO"-file and can be requested from your Siemens sale representative (*ukr_russ.sdo*).

2.5.2.5 Initialization of the G0/G2 Windows for the PCS Character Set

G0_WINDOW_START = MCI0_3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

G0_WINDOW_END = MCI0_2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

G2_WINDOW_START = MCI0_1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

G2_WINDOW_END = MCI0_0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

2.5.2.6 Disable of the Cyrillic Language Support

If the language definition table will be redefined without the cyrillic and baltic languages, the following memory address have to be initialized with $00_{\rm H}$:

external Chapter_16/Row_8/Col_0

This address is the first entry of the table "g2dm_tab.sdo" (please refer to Chapter 2.5.2.3).

2.6 Memory Initialization

The following memory definition must be done in the initialization sequence of the external controller software:

- Mark the external chapters 0 ... 17 in the M3L registers 91, 92 and 93 as used. These chapters are not available for page acquisition.
- Enable the refresh for the external DRAM (refer to command interface description [2])
- Initialize the CLUT 0 and 1 (refer to paragraph 1.3 of this document).
- Put the packet buffer into the external DRAM (e.g. **chapter 18**). (refer to M3L register 3, 4 and 5 in the document M3L register description [2])
- Put the page trace into the external DRAM (e.g. **chapter 19**). (refer to M3L register 123, 124 and 125 in the document M3L register description [2])
- Define the search groups as described under paragraph 1.2.1 ACQ_CONTROL comments of this document.
- Request the packets 29/0, 1 and 4 for each magazine. (refer to command interface description [2])
- Initialize the language definition table (file language.sdo).
 (refer to paragraph 1.2.2 SERIAL PARALLEL CONVERSION comments of this document)
- Initialize the additional table for X/26 character processing to NIL: external memory chap16/row8/col0 = 00_H
- Use the command *INHIBIT_UPDATE* with *ALL* and *UPDATE* set to '1', to initialize the inhibit table for block2 and block3.
- Use the command MOVE_MEMORY_SEG to initialize the external chapters 4-17 to '0'.
- Enable the packets 25, 26, 27 and 28 in the M3L register 106 (pseudo packet enable)

2.7 Example for MEGATEXT PLUS Initialization

| /***** | ***** | **** | ****** | * * * | **** |
|---------|-----------|-------|-----------------|-------|--|
| Reset M | EGATEXT E | PLUS | | | |
| /***** | ****** | **** | ******* | *** | * |
| WR_I2C | Megatext | &d25 | 55 0: delay 100 | | |
| /***** | ****** | **** | ******* | *** | * |
| /***** | ****** | **** | ******* | *** | * |
| Initial | ization o | of th | ne M3L_Register | | |
| /***** | ****** | **** | ******* | *** | * |
| WR_I2C | Megatext | 108 | &h00 | ′ | acquisition_timing_1 |
| WR_I2C | Megatext | 109 | &h10 | , | acquisition_timing_0 |
| WR_I2C | Megatext | 115 | &h82 | ′ | black_level_clamp |
| WR_I2C | Megatext | 116 | &h00 | , | display_timing |
| WR_I2C | Megatext | 117 | &h00 | , | v_delay_setting |
| WR_I2C | Megatext | 081 | &h26 | , | set slicer_control |
| WR_I2C | Megatext | 082 | &h07 | , | output_pin_control |
| WR_I2C | Megatext | 083 | &hC1 | , | rgb_control |
| WR_I2C | Megatext | 085 | &h04 | , | display_vco |
| WR_I2C | Megatext | 114 | &h18 | , | display_pll_control |
| WR_I2C | Megatext | 113 | &h03 | ′ | sync_source_selection |
| WR_I2C | Megatext | 112 | &h00 | , | system_clock_ontrol |
| WR_I2C | Megatext | 001 | 00b3 | ′ | pb_length |
| WR_I2C | Megatext | 002 | &d17 | ′ | pb_length |
| WR_I2C | Megatext | 003 | &h80 | , | pb_adr_2 Chap_18 |
| WR_I2C | Megatext | 004 | &h90 | , | pb_adr_1 |
| WR_I2C | Megatext | 088 | &hff | , | <pre>iat_2 Internal Memory allocation register</pre> |
| WR_I2C | Megatext | 089 | &hFF | , | iat_1 |
| WR_I2C | Megatext | 090 | &hFF | , | iat_0 |
| WR_I2C | Megatext | 091 | &h03 | , | <pre>xat_2 external Memory allocation register</pre> |
| WR_I2C | Megatext | 092 | &hFF | , | xat_1 |
| WR_I2C | Megatext | 093 | &hFF | , | <pre>xat_0</pre> |
| WR_I2C | Megatext | 096 | &d06 | , | dew_start_line |
| WR_I2C | Megatext | 097 | &d23 | , | dew_end_line |
| WR_I2C | Megatext | 098 | &d16 | , | single_data_line |
| WR_I2C | Megatext | 099 | &h62 | , | ttx_framing_window |
| | | | | | |

```
WR_I2C Megatext 100 &hB4
                                ' extra_framing_window
                                ' reception threshold
WR I2C Megatext 105 &hCF
WR I2C Megatext 106 &h0F
                                ' pseudo packet enable set to all
WR_I2C Megatext 123 &h80
                                ' pt_adr_2 Page Trace = Chap_19
WR_I2C Megatext 124 &h98
                                ' pt_adr_1
                                ' pt adr 0
WR I2C Megatext 125 &h00
Init Row attributes from 2/0 ... 2/24 = 47 00 00 00 00 80
For Co = 0 to 24
 WRRC
       48 1 0 2 co &h80
       48 2 0 2 co 0
 WRRC
 WRRC
       48 4 0 2 co 0
       48 8 0 2 co 0
 WRRC
       48 16 0 2 co 0
 WRRC
 WRRC
       48 32 0 2 co &h47
NEXT
Init display registers
'Set Sync_Delay_Word
BRC$="0 03 00" : left=&h000000 : right=&h000400 : GOSUB WRITE_double_word
' Set Display_Position_Word
BRC$="0 03 01" : left=&h000010 : right=&hEFEA00 : GOSUB WRITE_double_word
' Set Page_Position_Word for single_page_mode"
BRC$="0 03 02" : left=&h000000 : right=&h000000 : GOSUB WRITE_double_word
' Set Termination_Display_Word"
BRC$="0 03 05" : left=&h000050 : right=&h000020 : GOSUB WRITE_double_word
' Set Outer_Screen_Mask_Register"
BRC$="0 03 06" : left=&h000000 : right=&h000000 : GOSUB WRITE_double_word
' Set Outer_Screen_Display_Word"
BRC$="0 03 07" : left=&h000000 : right=&h000000 : GOSUB WRITE_double_word
' Set Inner_Screen_Mask_Register_0 ISMR_0"
BRC$="0 03 10" : left=&h000000 : right=&h000000 : GOSUB WRITE_double_word
```

```
BRC$="0 03 11" : left=&h000000 : right=&h000000 : GOSUB WRITE double word
' Set Box Mask Register 1 BOXMR 1
BRC$="0 03 12" : left=&h000000 : right=&h00C000 : GOSUB WRITE_double_word
' Set Box_Display_Word_1 BOXDW_1
BRC$="0 03 13" : left=&h000000 : right=&h00C000 : GOSUB WRITE_double_word
' Set Inner_Screen_Mask_Register_1 ISMR_1
BRC$="0 03 14" : left=&h000000 : right=&h000000 : GOSUB WRITE double word
' Set Inner_Screen_Display_Word_1 ISDW_1
BRC$="0 03 15" : left=&h000000 : right=&h000000 : GOSUB WRITE_double_word
Define clut 0/1
$include ".\include\clut ini"
' switch on refresh of external DRAM
48 01 0 6 31 &d64
                     ' byte 0 block 0 row 6 column 31
' set XRAM_SIZE to 512kbyte
_
WRRC
    48 01 0 0 31 &hFF
WRRC
    48 02 0 0 31 &h01
```

```
CHANNEL CHANGE
' ACO OFF
gosub ACQ OFF
' SPC_OFF , set the source_pointer (D1,D0) to a chapter which is used for
' page memory (e.g. chapter 20). Rolling Header handling!
spc_mode1=0 : spc_mode0 = 0 : D1=&h80 : D0=&hA0 : gosub SPC_OFF
' init external chapters 4-17 with 0000 0000 with command Move Memory Seg
for i=4 to 17
chp=i*8
chp 1=chp & &hFF
chp_2=((chp & &hFF00)/256) | &h80
WR_I2C Megatext mci0_5 chp_2
                        ' source_start_2
WR_I2C Megatext mci0_4 chp_1
                          source_start_1
WR_I2C Megatext mci0_3 &h00
                          source_start_0
WR_I2C Megatext mci0_2 &h00
                           source_end_2
WR_I2C Megatext mci0_1 &h07
                           source end 1
WR_I2C Megatext mci0_0 &hFE
                           source end 0
WR_I2C Megatext mci1_5 chp_2
                           destination_start_2
WR_I2C Megatext mci1_4 chp_1
                           destination_start_1
WR_I2C Megatext mci1_3 &h00
                           destination_start_0
WR_I2C Megatext mci1_1 &h00
                           substitution pattern d
WR_I2C Megatext mci1_0 &h00
                           substitution_pattern
                           find control
WR_I2C Megatext mci3_3 &h48
WR_I2C Megatext mci_com 17
                           command
Command$ = " MOVE_MEMORY_SEG " : GOSUB watch_command_run
next
```

```
' init language definition table
DOWNLOAD ".\sdo\language.sdo" mem=e
' Set cursor control word (SPC INTERCHANGE, TRANSFER)
BRC$="0 6 20": Left=&h000000:right=&h000000:GOSUB WRITE double word
' init G2/DiacriticalMarks_table (Chap_16/row_8/col_0 = 0)
48 128 16 8 0 &h00
' G2/DiacriticalMarks table
'DOWNLOAD ".\sdo\g2dm_tab.sdo" mem=e
' use the command INHIBIT UPDATE to initialize the inhibit table
WR_I2C Megatext mci0_0 &h03
                     mode 1 update block2
WR_I2C Megatext mci_com 10
                     command
Command$=" INHIBIT_UPDATE " : GOSUB watch_command_run
                   ' mode_1 update block3
WR_I2C Megatext mci0_0 &h07
WR_I2C Megatext mci_com 10' command
Command$=" INHIBIT UPDATE " : GOSUB watch command run
' init all groups to not_used
for PRQ_GROUP=&h80 to &h87
WR_I2C Megatext mci0_5 PRQ_GROUP
                   ' set GR_UNUSE and group no.
                   ' set command_run_bit
WR_I2C Megatext mci3_1 1
WR_I2C Megatext mci_com 23
                   ' command READ_GROUP
Command$=" READ_GROUP " : GOSUB watch_command_run
next
```

```
_
' init the active header IDs to NIL
BRC$="0 00 22" : left=&h000000 : right=&h000001 : GOSUB WRITE_double_word
BRC$="0 00 23" : left=&h000000 : right=&h000001 : GOSUB WRITE double word
BRC$="0 00 24" : left=&h000000 : right=&h000001 : GOSUB WRITE_double_word
BRC$="0 00 25" : left=&h000000 : right=&h000001 : GOSUB WRITE double word
BRC$="0 00 26" : left=&h000000 : right=&h000001 : GOSUB WRITE_double_word
BRC$="0 00 27" : left=&h000000 : right=&h000001 : GOSUB WRITE double word
BRC$="0 00 28" : left=&h000000 : right=&h000001 : GOSUB WRITE double word
BRC$="0 00 29" : left=&h000000 : right=&h000001 : GOSUB WRITE_double_word
Start of commands
' Create free Chap chain
WR I2C Megatext 040 &h80
                            ffp_chap_2 Chap_20
WR_I2C Megatext 041 &hA0
                            ffp_chap_1
WR I2C Megatext 042 &h00
                            ffp_chap_0
WR_I2C Megatext 044 &h00
                            nf_chap_1
WR_I2C Megatext 045 &d250
                            nf_chap_0
WR_I2C Megatext mci3_1 1
                            set command_run_bit
WR_I2C Megatext mci_com 7
                            mci command execute
Command$ = " Create free Chap chain " : GOSUB watch command run
' Create free P40 chain
ffp_p40_2Chap_300
WR_I2C Megatext 072 &h89
                            ffp_p40_1
WR I2C Megatext 073 &h60
WR I2C Megatext 074 &h00
                            ffp_p40_0
WR_I2C Megatext 076 &h04
                            nf_p40_1 1024
WR_I2C Megatext 077 &h00
                            nf_p40_0
WR_I2C Megatext mci3_1 1
                            set command_run_bit
```

```
WR_I2C Megatext mci_com 8
                      ' mci command execute
Command$=" Create free P40 chain " : GOSUB watch command run
' Create free P80 chain
WR I2C Megatext 064 &h8
                          ffp_p80_2Chap_410
WR I2C Megatext 065 &hD0
                          ffp p80 1
                          ffp_p80_0
WR I2C Megatext 066 &h00
WR I2C Megatext 068 &h00
                          nf p80 1 25
WR I2C Megatext 069 &h25
                          nf p80 0
WR_I2C Megatext mci3_1
                          set command_run_bit
                          mci command execute
WR_I2C Megatext mci_com 9
Command$=" Create free P80 chain " : GOSUB watch_command_run
' Clear page trace
' set command_run_bit
WR I2C Megatext mci3 1 1
WR_I2C Megatext mci_com 6
                          mci command execute
Command$=" Clear page trace " : GOSUB watch_command_run
' Init group_0 with type_0"
WR I2C Megatext mci0 2 &h0
                        ' type 0
WR_I2C Megatext mci0_1 &h0
                        ' group 0
WR_I2C Megatext mci1_5 &h0
                        ' do care mask
                        ' do care mask
WR_I2C Megatext mci1_4 &h0
WR_I2C Megatext mci1_3 &h0
                        ' do care mask
                        ' do care mask
WR_I2C Megatext mci1_2 &h0
WR I2C Megatext mcil 1 &h0
                        ' do care mask
                        ' set command run bit
WR_I2C Megatext mci3_1 1
WR_I2C Megatext mci_com 50
                        ' command WRITE GROUP
Command$=" WRITE_GROUP " : GOSUB watch_command_run
```

```
' Init group 3 with type 3"
WR I2C Megatext mci0 2 &h03
                            ' type 3
WR_I2C Megatext mci0_1 &h03
                           ' group 3
WR I2C Megatext mcil 5 &hFF
                           ' do care mask
WR I2C Megatext mcil 4 &h0F
                           ' do care mask
WR I2C Megatext mcil 3 &h00
                           ' do care mask
                           ' do care mask
WR_I2C Megatext mci1_2 &h00
                           ' do care mask
WR I2C Megatext mcil 1 &h00
WR I2C Megatext mci3 1 1
                           ' set command run bit
WR_I2C Megatext mci_com 50
                           ' command WRITE_GROUP
Command$= " WRITE_GROUP " : GOSUB watch_command_run
' Init group_4 with type_2 for POP_ and DRCS_Pages"
WR I2C Megatext mci0 2 &h02
                            ' type 2
WR I2C Megatext mci0_1 &h04
                            ' group 4
WR_I2C Megatext mci1_5 &h07
                           ' do care mask
WR_I2C Megatext mci1_4 &hFF
                            ' do care mask
WR_I2C Megatext mci1_3 &h0F
                           ' do care mask
                           ' do care mask
WR_I2C Megatext mci1_2 &h00
                           ' do care mask
WR_I2C Megatext mci1_1 &h00
WR_I2C Megatext mci3_1 1
                            ' set command run bit
WR_I2C Megatext mci_com 50
                           ' command WRITE GROUP
Command$=" WRITE GROUP " : GOSUB watch command run
' Init group 5 with type 2 for AIT's, MpT's, MpET's"
WR I2C Megatext mci0 2 &h02
                            ' type 2
WR_I2C Megatext mci0_1 &h05
                           ' group 5
WR_I2C Megatext mci1_5 &h07
                           ' do care mask
                           ' do care mask
WR_I2C Megatext mci1_4 &hFF
                           ' do care mask
WR_I2C Megatext mci1_3 &h7F
```

```
WR_I2C Megatext mci1_2 &h3F
                          ' do care mask
WR I2C Megatext mcil 1 &h00
                           ' do care mask
WR I2C Megatext mci3 1 1
                           ' set command run bit
WR_I2C Megatext mci_com 50
                           ' command WRITE GROUP
Command$=" WRITE_GROUP " : GOSUB watch_command_run
_
' Init group 6 with type 2 for BTT"
WR_I2C Megatext mci0_2 &h02
                           ' type 2
WR_I2C Megatext mci0_1 &h06
                           ' group 6
WR I2C Megatext mcil 5 &h07
                           ' do care mask
WR I2C Megatext mci1 4 &hFF
                           ' do care mask
WR I2C Megatext mcil 3 &h00
                           ' do care mask
WR_I2C Megatext mci1_2 &h3F
                           ' do care mask
WR I2C Megatext mcil 1 &h00
                           ' do care mask
WR_I2C Megatext mci3_1 1
                           ' set command_run_bit
WR_I2C Megatext mci_com 50
                           ' command WRITE GROUP
Command$= " WRITE_GROUP " : GOSUB watch_command_run
' Init group_7 with type_2 for MOT's"
WR_I2C Megatext mci0_2 &h02
                           ' type 2
WR_I2C Megatext mci0_1 &h07
                           ' group 7
WR I2C Megatext mci1 5 &h07
                           ' do care mask
WR I2C Megatext mcil 4 &hFF
                           ' do care mask
WR I2C Megatext mcil 3 &h0F
                           ' do care mask
WR_I2C Megatext mci1_2 &h00
                           ' do care mask
WR_I2C Megatext mci1_1 &h0
                           ' do care mask
WR_I2C Megatext mci3_1 1
                           ' set command_run_bit
WR_I2C Megatext mci_com &d50
                           ' command WRITE GROUP
Command$= " WRITE_GROUP " : GOSUB watch_command_run
' add pseudopackets x29/0,1,4 for all magazines
```

```
for mag_nr = 232 to 239
                             ' E8 to EF
                               packet control pckblf = 1
WR I2C Megatext mci0 5 &h04
WR I2C Megatext mci0 1 &h03
                             ' prq group = 3
WR_I2C Megatext mci1_5 mag_nr
                             ' row + magazine
WR_I2C Megatext mci1_4 &h00
                              designationcode
WR I2C Megatext mci3 1 1
                               set command run bit
WR I2C Megatext mci com &d02
                               command ADD PACKET 29 30
Command = " ADD PACKET 29 30 " : GOSUB watch command run
WR_I2C Megatext mci0_5 &h04
                               packet_control pckblf = 1
WR I2C Megatext mci0 1 &h03
                               prq qroup = 3
WR I2C Megatext mcil 5 mag nr
                               row + magazine
WR_I2C Megatext mci1_4 &h01
                               designationcode
WR_I2C Megatext mci3_1 1
                               set command_run_bit
                               command ADD_PACKET_29_30
WR_I2C Megatext mci_com &d02
Command$= " ADD PACKET 29 30 " : GOSUB watch command run
WR_I2C Megatext mci0_5 &h04
                               packet_control pckblf = 1
WR I2C Megatext mci0 1 &h03
                               prq group = 3
WR I2C Megatext mcil 5 mag nr
                             ' row + magazine
WR I2C Megatext mcil 4 &h04
                               designationcode
WR_I2C Megatext mci3_1 1
                               set command_run_bit
                               command ADD_PACKET_29_30
WR_I2C Megatext mci_com &d02
Command$= " ADD_PACKET_29_30 " : GOSUB watch_command_run
next
' add all pages with search type0
request mode=&h51 : check=0 : page=&h100 : GOSUB ADD ALL PAGES
' Add Basic_TOP_Table 1F0_3Fxx
acq_control_1=&h14 : group=6 : check=2 : page=&h1F0
sub_minutes=&h00 : sub_hours=&h3F : GOSUB ADD_PAGE
```

| <pre>/************************************</pre> | | | | | | | |
|--|-------|---|--|--|--|--|--|
| ' ACQ_ON | | | | | | | |
| <i>'</i> * * * * * * * * * * * * * * * * * * * | | | | | | | |
| gosub ACQ_ON | | | | | | | |
| <i>'</i> * * * * * * * * * * * * * * * * * * * | | | | | | | |
| · * * * * * * * * * * * * * * * * * * * | | | | | | | |
| ' SPC_ON, search dislay page, write UDC, call spc | | | | | | | |
| · * * * * * * * * * * * * * * * * * * * | **** | * | | | | | |
| <pre>page=&h100 : Sub_Code=0 : GOSUB Search_</pre> | page | | | | | | |
| block=2 : GOSUB WRITE_page_number | | | | | | | |
| E1=D1 : E0=D0 : GOSUB SPC | | | | | | | |
| ************* | **** | * | | | | | |
| <i>' * * * * * * * * * * * * * * * * * * *</i> | **** | * | | | | | |
| <pre>Key_loop:</pre> | | | | | | | |
| kb=inkey() | | | | | | | |
| IF kb=Esc | GOTO | EXIT | | | | | |
| IF kb=CursorUp_key | GOSUB | NEXT_PAGE | | | | | |
| IF kb=CursorDown_key | GOSUB | PREVIOUS_PAGE | | | | | |
| IF kb=CursorLeft_key | GOSUB | MOVE_SCREEN_LEFT | | | | | |
| IF kb=CursorRight_key | GOSUB | MOVE_SCREEN_RIGHT | | | | | |
| IF kb=F1_key | GOSUB | MIX_TV_MODE | | | | | |
| IF kb=F2_key | GOSUB | TOGGLE_CONCEAL | | | | | |
| IF kb=F3_key | GOSUB | TOGGLE_ACQ | | | | | |
| IF kb=F4_key | GOSUB | TOGGLE_DUAL_SINGLE | | | | | |
| IF kb=F5_key | GOSUB | WINDOW | | | | | |
| IF kb=F7_key | GOSUB | LEVEL | | | | | |
| IF kb=F8_key | GOSUB | AUTO_NEXT | | | | | |
| IF kb=F9_key | GOSUB | WRITE_TOP_TITLE | | | | | |
| IF kb=F10_key | GOSUB | SET_TO_PG_TR_MODE | | | | | |
| IF kb=shift_F10_key | GOTO | CHANNEL_CHANGE | | | | | |
| IF kb = CR_key | GOTO | START | | | | | |
| IF kb>47 | GOSUB | FIX_PAGE | | | | | |
| goto Key_LOOP | | | | | | | |
| <i>'</i> * * * * * * * * * * * * * * * * * * * | | | | | | | |

2.8 Time/Rolling Header Processing

In MEGATEXT PLUS SDA 5275-2 the processing of time and rolling header has been changed compared to the SDA 5273. The time (Bytes 32-39) and the rolling header (Bytes 8-31) are now written directly into the current display chapter. This chapter is defined through the *Address Pointer to Basic Display Page* in the command *SERIAL_PARALLEL_CONVERSION*. Therefore it is necessary to send the command *SERIAL_PARALLEL_CONVERSION* once with a valid input parameter *Address Pointer to Basic Display Page*. The rest of the input parameters are not relevant in this case. This should be done before giving the *TIME_DISPLAY* command or before using the time and rolling header data for other purpose.

2.9 Display Position Word

The column value is always modified relatively to the initialization value by the firmware. Depending on the position (left, right or split), the display is automatically shifted.

Recommended Startvalue:

DPW Block0/Row3/Col1

| Byte 5 | Byte 4 | Byte 3 | Byte 2 | Byte 1 | Byte 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 00 _H | 00 _H | 10 _H | EF _H | EA _H | 00 _H |

2.10 ADD ALL PAGES

When using the command *ADD_ALL_PAGES* with different modes (binary, TOP, Page Trace) the display page should always be requested in binary mode (command *ADD_ALL_PAGES* with number of pages set to '1'). The rest of the pages can be requested with current mode. When a display page is requested which is not marked in the Basic Top Table or Page Trace, no chapter is allocated for this page with the command *ADD_ALL_PAGES*. Then a non rolling header is displayed.

2.11 Additional Information Table Identification (AIT)

To reassure that all AIT were received, use the following instruction set:

- Search the BTT 1F0 3FXX, using the command SEARCH_PAGE to get the pointer to BTT.
- Read the page linking table from BTT to get the AIT page numbers.
- The information whether the AIT page is received is found in the return parameter ACQ_CONTROL_1, bit PBLF, when using the command *SEARCH_PAGE*. If this bit is set to '1' the searched page is not yet received.



3 Abbreviations

ACQ Acquisition firmware routine
Al Additional Information Table

TOP Table Of Pages
BTT Basic Top Table

CDW Character Display Word

DRCS Dynamic Redefinable Character Set

EBU European Broadcasting Union

FLOF Full Level One Feature

GDRCS Global Dynamic Redefinable Character Set

GPOP Global Public Object Page

IRT Institut für Rundfunk Technik (in Munich, Germany)

MCI Megatext Command Interface
MOT Magazine Organization Table

MP Multi Page table

MPEX Multi Page Extension table

OSD On Screen Display

PCS Programmable Character Set

POP Public Object Page

S/P-C Serial Parallel Conversion
UDC User Definable Characters
VBI Vertical Blanking Interval
VPS Video Programm System
WSS Wide Screen Signaling

WST World Standard Teletext specification

| 4 | References |
|-----|---|
| [1] | IRT-Institut für Rundfunk Technik "TOP System for Teletext" |
| [2] | Megatext Documentation Volume 1 and Volume 2 |
| [3] | Enhanced Teletext Specification, European Telecommunications Standards Institute ETSI |
| [4] | Television Systems; 625-Line Television Wide Screen Signaling, European Telecommunications Standards Institute ETSI |
| [5] | IRT-Institut für Rundfunk Technik "Video-Programm-System", Germany. |