

4-bit Single Chip Microcomputer



- Evaluation Chip with Flash Built-in
- Compatible with E0C63454, 458 and 466
- On-board Writing Supported

■ DESCRIPTION

The E0C63P466 is a CMOS 4-bit microcomputer composed of a 4-bit CMOS core CPU, rewritable ROM (Flash), RAM, dot-matrix type LCD driver, serial interface and timers. The E0C63P466 has a built-in large-capacity Flash ROM ($16K \times 13$ bits) and a RAM ($5K \times 4$ bits), and is upper compatible with the E0C63454, E0C63458 and E0C63466. The E0C63P466 can be used as a MTP (Multi-Time Programming) when developing programs.

■ FEATURES

- CMOS LSI 4-bit parallel processing E0C63000 core CPU
- OSC1 oscillation circuit 32.768kHz (Typ.) crystal oscillation
- OSC3 oscillation circuit 4MHz (Typ.) ceramic oscillation
- Instruction set Basic instruction : 46 types (411 instructions with all)
Addressing mode : 8 types
- Instruction execution time During operation at 32.768kHz: 61 μ sec, 122 μ sec, 183 μ sec
During operation at 4MHz : 0.5 μ sec, 1 μ sec, 1.5 μ sec
- ROM (Flash) capacity Code ROM : 16,384 words \times 13 bits
Data ROM : 2,048 words \times 4 bits (8K bits)
Programming : Parallel and serial programming
(exclusive ROM writer is used)
Rewriting : 10 times
- RAM capacity Data memory : 5,120 words \times 4 bits
Display memory : 1,020 bits (240 words \times 4 bits + 60 \times 1 bit)
- Input port 8 bits (With pull-up resistors)
- Output port 12 bits (It is possible to switch the 2 bits to special output *1)
- I/O port 12 bits (It is possible to switch the 2 bits to special output
and the 4 bits to serial I/F input/output *1)
- Serial interface 1 port (8-bit clock synchronous system)
- LCD driver 60 segments \times 8 / 16 / 17 commons (*1)
- Time base counter Built-in (Clock timer, stopwatch timer)
- Programmable timer Built-in (8 bits \times 2 ch., with event counter function)
- Watchdog timer Built-in
- Sound generator With envelope and 1-shot output functions
- Interrupts External : Input port interrupt 2 lines
Internal : Clock timer interrupt 4 lines
Stopwatch timer interrupt 2 lines
Programmable timer interrupt 2 lines
Serial interface interrupt 1 line
- Supply voltage 2.7 to 5.5V
- Operating temperature -20 to 70°C

E0C63P466

● Current consumption (Typ.)	Single clock (OSC1: crystal oscillation)		
HALT mode (32kHz)	3V ±10%	2µA (*2)	
	5V ±10%	2µA (*2)	
OPERATING mode (32kHz)	3V ±10%	300µA	
	5V ±10%	1mA	
Twin clock			
OPERATING mode (4MHz)	3V ±10%	2mA	
	5V ±10%	4mA	

- Package QFP8-144pin / QFP17-144pin (*3, *4) or die form


*1: Can be selected with software

*2: Target current (This value has possibility to change.)

*3: 128-pin package is not available

*4: Parallel programming is supported only QFP17-144pin

■ BLOCK DIAGRAM




■ PROM PROGRAMMING AND OPERATING MODE

The E0C63P466 has built-in Flash EEPROMs as the instruction ROM and the data ROM that allow the developer to program the ROM data using the exclusive PROM writer (UNIVERSAL ROM WRITER II). This section explains the PROM programmer that controls data writing and the writing mode.

● Configuration of PROM Programmer

The configuration of the PROM programmer is shown below.



The PROM programmer supports the following two writing modes.

1) Serial Programming

2) Parallel Programming (Only QFP17-144pin)

Serial Programming mode uses the serial communication ports of the PROM writer and E0C63P466 to write data. This mode enables on-board programming by designing the target board with a serial writing function. In Parallel Programming mode, the on-chip Flash ROM can be directly programmed using the exclusive PROM writer with the adaptor socket installed. Refer to "Operating Mode" for each programming method.

Terminals

The E0C63P466 provides the following terminals for programming the Flash EEPROM.

VDDF	Power supply (+) terminal for Flash EEPROM
SPRG	Flash programming control terminal (pull-up resistor built-in) When set to High Normal operation mode (The CPU executes the program in the Flash EEPROM.) When set to Low Programming mode (for writing data to the Flash EEPROM)
SCLK	Serial transfer clock input/output terminal for Serial Programming (pull-up resistor built-in)
RXD	Serial data input terminal for Serial Programming (pull-up resistor built-in)
TXD	Serial data output terminal for Serial Programming
CLKIN	PROM programmer clock input terminal (1MHz; pull-up resistor built-in)
RSTOUT	Test signal monitor terminal (Not used when writing; keep it open)
VEPEEXT	Test signal monitor terminal (Not used when writing; keep it open)

The eight terminals above are provided exclusively for the Flash EEPROM. The E0C63454, E0C63458 and E0C63466 do not have these terminals.

E0C63P466

● Operating Mode

Three operating modes are available in the E0C63P466: one is for normal operation and the others are for programming.

The operating mode is decided by the terminal settings at power-on or initial reset.

When the SPRG terminal is set to Low, the E0C63P466 enters Serial Programming mode. To operate the E0C63P466 in Normal Operation mode (to execute the instruction written to the Flash EEPROM after programming), the SPRG terminal should be set to High or open.

The parallel programming including the mode switching and terminal settings is controlled by the exclusive PROM writer.

The following table lists the operating modes.

Operating mode	SPRG terminal
Normal Operation mode	High or open
Serial Programming mode	Low
Parallel Programming mode	Set by the PROM writer

Normal Operation Mode

In this mode, the E0C63000 core CPU and the peripheral circuits operate by the instructions programmed in the Flash EEPROM. The Flash EEPROM bit data is set to "1" at shipment.

In Normal Operation mode, set the terminals for programming the Flash EEPROM as below. The board must be designed so that the terminal settings cannot be changed while the IC is operating.

Terminal	Set-up
VDDF	Supply the same voltage as VDD
SPRG	High or open
SCLK	High or open
RXD	High or open
TXD	Open
CLKIN	High or open
RSTOUT	Open
VEPEXT	Open

Serial Programming Mode

Serial Programming mode writes data to the Flash EEPROM using a serial communication between the exclusive PROM writer (UNIVERSAL ROM WRITER II) and the E0C63P466. By providing a serial communication port on the target board, the E0C63P466 on the board can be programmed (on-board writing).

Terminal	Set-up
VDDF	Supply the same voltage as VDD
SPRG	Low
SCLK	Connected to the PROM writer
RXD	Connected to the PROM writer
TXD	Connected to the PROM writer
CLKIN	Connected to the PROM writer
RSTOUT	Open
VEPEXT	Open

When the SPRG terminal is set to Low, the E0C63P466 starts operating in Serial Programming mode after power-on or an initial reset.

Be sure not to change the SPRG terminal status during normal operation or serial programming, because the operating mode may change according to the terminal status.

The serial programming is performed using the 1MHz clock supplied from the PROM writer to the CLKIN terminal. Take noise measure into consideration so that noise does not affect the clock line input to the CLKIN terminal when designing the target board.

The PROM writer does not supply the source voltage to the E0C63P466 during serial programming. Therefore, supply a 5V source voltage between the V_{DD} and V_{SS} terminals and between the V_{DDF} and V_{SS} terminals of the E0C63P466. Furthermore, to start a serial programming, an initial reset to the E0C63P466 is required. Use the **RESET** terminal to reset the E0C63P466 securely.

Parallel Programming Mode

The parallel programming can be performed by installing the E0C63P466 to the exclusive PROM writer via the adaptor socket. In this mode, it is not necessary to set up the programming terminals since it is controlled by the exclusive PROM writer. For the E0C63P466, the adaptor socket for the QFP17-144pin package only is available. Note that the QFP8-144pin and QFP5-128pin packages are not supported.

Package type	Adapter socket support
QFP17-144pin	Available
QFP8-144pin	Not available
QFP5-128pin	Not available

When using a package other than QFP17-144pin or a die form, perform on-board programming in Serial Programming mode.

E0C63P466

■ DIFFERENCES FROM THE MASK ROM MODELS

This section explains the differences in functions (except for the Flash EEPROM block) between the E0C63P466 and the mask ROM models (E0C63454, E0C63458 and E0C63466).

● Mask Option

The mask option items are fixed in the E0C63P466 as shown in the table below.

Mask option	Setting
OSC1 oscillation circuit	Crystal oscillation (32.768 kHz)
OSC3 oscillation circuit	Use <ceramic> or Not use
Multiple key entry reset combination	Not use
Multiple key entry reset time authorization	Not use
Input port pull-up resistor	K00 With pull-up resistor K01 With pull-up resistor K02 With pull-up resistor K03 With pull-up resistor K10 With pull-up resistor K11 With pull-up resistor K12 With pull-up resistor K13 With pull-up resistor
Output port specification	R00 Complementary R01 Complementary R02 Complementary R03 Complementary R1x Complementary R2x Complementary
I/O port specification	P0x Complementary P1x Complementary P20 Complementary P21 Complementary P22 Complementary P23 Complementary
I/O port pull-up resistor	P0x With pull-up resistor P1x With pull-up resistor P20 With pull-up resistor P21 With pull-up resistor P22 With pull-up resistor P23 With pull-up resistor
LCD drive power	Internal power supply
Serial interface polarity	Negative polarity
SVD circuit external voltage detection	Use
Sound generator buzzer output specification	Positive polarity

● Power Supply

Since the E0C63P466 is produced using the Flash EEPROM process, the characteristics are different from those of the mask ROM models.

1) Operating voltage range

E0C63P466: 2.7 to 5.5V

E0C63454: 2.2 to 5.5V (Min. 1.8V when the OSC3 is not used)

E0C63458: 2.2 to 5.5V (Min. 1.8V when the OSC3 is not used)

E0C63466: 2.2 to 5.5V (Min. 1.8V when the OSC3 is not used)

The circuit blocks of the E0C63P466 except for the OSC1 oscillation circuit and LCD driver (CPU, ROM, RAM and peripheral digital circuits) operate with the source voltage supplied between the Vdd and Vss terminals. Therefore, the VDC register (I/O memory address: FF00H, data bit: D0) is invalidated and is used as a general-purpose register. Writing "1" or "0" to this register does not affect the Vd1 output voltage level.

E0C63P466

Address	Register				Name	Init	1	0	Comment
	D3	D2	D1	D0					
FF00H	CLKCHG	OSCC	0	VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch OSC3 oscillation On/Off
					OSCC	0	On	Off	Unused
			0			-			General-purpose register
	R/W		R	R/W	VDC	0	1	0	

E0C63454, E0C63458, E0C63466

Address	Register				Name	Init	1	0	Comment
	D3	D2	D1	D0					
FF00H	CLKCHG	OSCC	0	VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch OSC3 oscillation On/Off
					OSCC	0	On	Off	Unused
			0			-			
	R/W		R	R/W	VDC	0	2.1 V	1.3 V	CPU operating voltage switch (1.3 V: OSC1, 2.1 V: OSC3)

2) Power supply terminal for the Flash EEPROM (VDDF)

The E0C63P466 has a power supply (+) terminal exclusively for use with the Flash EEPROM block (VDDF). In Serial Programming mode or Normal Operation mode, the VDDF terminal should be connected to the Vdd terminal so that the Vdd voltage level is supplied to the VDDF terminal.

3) Power supply terminal for the OSC1 oscillation circuit (Vd1)

The Vd1 voltage that is generated by the internal voltage regulator is used only for the OSC1 oscillation circuit to stabilize the oscillation. As explained in Item 1 above, the VDC register (FF00H•D0) does not affect the Vd1 output voltage. In the E0C63P466, the Vd1 voltage is fixed as follows:

$$\text{Vd1 output voltage} = 1.6 \text{ V} \pm 0.3 \text{ V}$$

4) Power supply for driving the LCD (Vc1 to Vc5)

The LCD system voltage circuit in the E0C63P466 generates the four voltages (for 1/4 bias): Vc1, Vc2, Vc4 and Vc5. As similar to the E0C63454, E0C63458 and E0C63466, Vc1 or Vc2 is generated by the internal voltage regulator and the other three voltages are generated by boosting and reducing it. The following table lists the voltage values.

LCD drive voltage	Vc1 standard	Vc2 standard
Vc1 (0.975–1.2V)	Vc1 (regulated voltage)	$1/2 \times Vc2$
Vc2 (1.950–2.4V)	$2 \times Vc1$	Vc2 (regulated voltage)
Vc4 (2.925–3.6V)	$3 \times Vc1$	$3/2 \times Vc2$
Vc5 (3.900–4.8V)	$4 \times Vc1$	$2 \times Vc2$

(Vdd = 2.7 to 5.5V)

Since the minimum operating voltage of the E0C63P466 is 2.7V, either Vc1 standard or Vc2 standard can be selected. Vc2 standard can improve the display quality and reduce current consumption. However, in the mask ROM model, Vc1 standard must be selected when using the IC with a 2.6V or less operating voltage Vdd. Take this into consideration when creating a program.

E0C63P466

● ROM, RAM

The E0C63P466 employs a Flash EEPROM for the internal ROM. The Flash EEPROM can be rewritten up to 10 times. Rewriting data is done at the user's own risk.

The following table lists the internal memory size of each model.

Memory	E0C63P466	E0C63454	E0C63458	E0C63466
Code ROM	16K × 13 bits	4K × 13 bits	8K × 13 bits	16K × 13 bits
Data RAM	5,120 × 4 bits	1,024 × 4 bits	5,120 × 4 bits	1,792 × 4 bits
Data ROM	2K × 4 bits			
Display RAM	1,020 × 4 bits	680 × 4 bits	1,020 × 4 bits	1,020 × 4 bits

The code ROM and data ROM of the E0C63P466 is a Flash EEPROM and can be rewritten using the exclusive PROM writer. The size is set according to the largest model among the E0C63454, E0C63458 and E0C63466. When developing an application for the E0C634xx Series mask ROM model, pay attention to the memory size.

● Input/Output Ports and LCD Driver

The configuration of the input/output ports and LCD driver is the same as those of the E0C63466. The following table lists the configuration of each model.

Port	E0C63P466	E0C63454	E0C63458	E0C63466
Input (K) port	8 bits	4 bits	8 bits	8 bits
Output (R) port	12 bits	4 bits	12 bits	12 bits
I/O (P) port	12 bits	8 bits	12 bits	12 bits
LCD driver	60 SEG × 17 COM	40 SEG × 17 COM	60 SEG × 17 COM	60 SEG × 17 COM

Note that the E0C63454 supports only one system of the external input interrupt since the input port is configured with 4 bits (K00–K03). Refer to the "E0C63454 Technical Manual" for details.

● Oscillation Circuit

The E0C63P466 has two oscillation circuits built-in: OSC1 generates a low-speed clock and OSC3 generates a high-speed clock.

In the E0C63454, E0C63458 and E0C63466, the OSC1 and OSC3 oscillation circuits operate with the internal regulated voltage VD1, note, however, the OSC3 oscillation circuit in the E0C63P466 operates with the supply voltage Vdd. Therefore, the oscillation characteristics of the E0C63P466 are different from those of the mask ROM model (E0C634xx). When using the E0C63P466 as a development tool for the mask ROM model, the constant of the OSC3 oscillation circuit must be decided according to the characteristics of the mask ROM model. Also the OSC1 oscillation circuit of the E0C63P466 has differences in its production process from the mask ROM models. The constant must be decided according to the characteristics of the mask ROM model.

The following table lists the configuration of the oscillation circuits for each model.

Oscillation circuit	E0C63P466	E0C63454	E0C63458	E0C63466
OSC1	32.768kHz crystal	32.768kHz crystal	32.768kHz crystal	32.768kHz crystal
	—	60kHz (Typ.) CR	60kHz (Typ.) CR	60kHz (Typ.) CR
OSC3	—	1.8MHz (Typ.) CR	1.8MHz (Typ.) CR	1.8MHz (Typ.) CR
	4.1MHz (Max.) ceramic	4.1MHz (Max.) ceramic	4.1MHz (Max.) ceramic	4.1MHz (Max.) ceramic

* In the mask ROM models, either crystal or CR can be selected for the OSC1 oscillation circuit by mask option and either CR or ceramic can be selected for the OSC3 oscillation circuit.

● SVD Circuit

The E0C63P466 has a built-in SVD (Supply Voltage Detection) circuit with the same configuration as that of the mask ROM model (E0C634xx). However, the mask option is fixed at "with external voltage detection".

The following table lists the criteria voltages.

SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)	
				E0C63P466	E0C634xx
0	0	0	0	1.05 (external voltage)	1.85/1.05
0	0	0	1	—	1.90
0	0	1	0	—	2.00
0	0	1	1	—	2.10
0	1	0	0	—	2.20
0	1	0	1	—	2.30
0	1	1	0	—	2.40
0	1	1	1	—	2.50
1	0	0	0	—	2.60
1	0	0	1	—	2.70
1	0	1	0	2.80	2.80
1	0	1	1	2.90	2.90
1	1	0	0	3.00	3.00
1	1	0	1	3.10	3.10
1	1	1	0	3.20	3.20
1	1	1	1	3.30	3.30

A criteria voltage can be set using the SVDS0–SVDS3 register (I/O memory address: FF04H). Since the minimum operating voltage of the E0C63P466 is 2.7V, 2.7V or less criteria voltages are not available. Be aware that the SVD circuit in the E0C63P466 may not operate when a 2.7V or less criteria voltage is selected. For the software control sequence of the SVD circuit, refer to the "E0C634xx Technical Manual".

E0C63P466

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

Rating	Symbol	Value	(Vss=0V)
Supply voltage	V _{DD}	-0.5 to 7.0	V
PROM power voltage	V _{DDF}	-0.5 to 7.0	V
Input voltage (1)	V _I	-0.5 to V _{DD} + 0.3	V
Input voltage (2)	V _{IOSC}	-0.5 to V _{DD} + 0.3	V
Permissible total output current *1	ΣI_{VDD}	10	mA
Operating temperature	T _{opr}	-20 to 70	°C
Storage temperature	T _{tsg}	-65 to 150	°C
Soldering temperature / time	T _{sol}	260°C, 10sec (lead section)	—
Permissible dissipation *2	P _D	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2: In case of plastic package (QFP8-144pin, QFP17-144pin).

● Recommended Operating Conditions

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}	V _{ss} =0V	2.7		5.5	V
PROM power voltage	V _{DDF}	Normal operation mode	2.7		5.5	V
		Programming mode	4.5	5.0	5.5	V
Oscillation frequency	fosc1	Crystal oscillation		32.768	—	kHz
	fosc3	Ceramic oscillation			4.1	MHz
SVD terminal input voltage	SVD	V _{SVD} ≤V _{DD} , criteria voltage=1.05V	0		5.5	V

● DC Characteristics

(Unless otherwise specified: V_{DD}=3.0V, V_{ss}=0V, fosc1=32.768kHz, Ta=25°C, V_{D1}/V_{C1}/V_{C2}/V_{C4}/V_{C5} are internal voltage, C₁–C₈=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13 P00–03, P10–13, P20–23	0.8•V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9•V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13 P00–03, P10–13, P20–23	0		0.2•V _D	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1•V _{DD}	V
High level input current	I _{IH}	V _{IH} =3.0V K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{ss} No pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{ss} With pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST	-16		-6	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9•V _{DD} R00–03, R10–13, R20–23 P00–03, P10–13, P20–23			-2	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9•V _{DD} BZ			-2	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1•V _{DD} R00–03, R10–13, R20–23 P00–03, P10–13, P20–23	3			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1•V _{DD} BZ	3			mA
Common output current	I _{OH3}	V _{OH3} =V _{C5} -0.05V COM0–COM16			-25	μA
	I _{OL3}	V _{OL3} =V _{ss} +0.05V 25				μA
Segment output current	I _{OH4}	V _{OH4} =V _{C5} -0.05V SEG0–SEG59			-10	μA
	I _{OL4}	V _{OL4} =V _{ss} +0.05V 10				μA

(Unless otherwise specified: V_{DD}=5.0V, V_{SS}=0V, fosc₁=32.768kHz, Ta=25°C, V_{D1}/V_{C1}/V_{C2}/V_{C4}/V_{C5} are internal voltage, C₁–C₈=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13 P00–03, P10–13, P20–23	0.8•V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9•V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13 P00–03, P10–13, P20–23	0		0.2•V _D	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1•V _{DD}	V
High level input current	I _{IH}	V _{IH} =5.0V K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IIL1}	V _{IL1} =V _{SS} No pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IIL2}	V _{IL2} =V _{SS} With pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST	-25	-15	-10	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9•V _{DD} R00–03, R10–13, R20–23 P00–03, P10–13, P20–23			-5	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9•V _{DD} BZ			-5	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1•V _{DD} R00–03, R10–13, R20–23 P00–03, P10–13, P20–23	7.5			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1•V _{DD} BZ	7.5			mA
Common output current	I _{OH3}	V _{OH3} =V _{C5} -0.05V COM0–COM16			-25	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V 25				μA
Segment output current	I _{OH4}	V _{OH4} =V _{C5} -0.05V SEG0–SEG59			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V 10				μA

● Analog Circuit Characteristics

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, fosc₁=32.768kHz, C_G=25pF, Ta=25°C, V_{D1}/V_{C1}/V_{C2}/V_{C4}/V_{C5} are internal voltage, C₁–C₈=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage (when V _{C1} standard is selected)	V _{C1}	Connect 1MΩ load resistor between V _{SS} and V _{C1} (No panel load)	0.975 0.990 1.005 1.020 1.035 1.050 1.065 1.080 1.095 1.110 1.125 1.140 1.155 1.170 1.185 1.200	Typ.×0.88	Typ.×1.12	V
	V _{C2}	Connect 1MΩ load resistor between V _{SS} and V _{C2} (No panel load)	2•V _{C1}		2•V _{C1} ×0.9	V
	V _{C4}	Connect 1MΩ load resistor between V _{SS} and V _{C4} (No panel load)	3•V _{C1}		3•V _{C1} ×0.9	V
	V _{C5}	Connect 1MΩ load resistor between V _{SS} and V _{C5} (No panel load)	4•V _{C1}		4•V _{C1} ×0.9	V

E0C63P466

(Unless otherwise specified: VDD=3.0V, Vss=0V, fosc1=32.768kHz, Cg=25pF, Ta=25°C, VD1/Vc1/Vc2/Vc4/Vc5 are internal voltage, C1–C8=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
LCD drive voltage (when Vc2 standard is selected)	Vc1	Connect 1MΩ load resistor between Vss and Vc1 (No panel load)	1/2•Vc2 -0.1		1/2•Vc2 ×0.95	V	
	Vc2	Connect 1MΩ load resistor between Vss and Vc2 (No panel load)	LC0-3="0" LC0-3="1" LC0-3="2" LC0-3="3" LC0-3="4" LC0-3="5" LC0-3="6" LC0-3="7" LC0-3="8" LC0-3="9" LC0-3="A" LC0-3="B" LC0-3="C" LC0-3="D" LC0-3="E" LC0-3="F"	1.95 1.98 2.01 2.04 2.07 2.10 2.13 2.16 2.19 2.22 2.25 2.28 2.31 2.34 2.37 2.40	Typ.×0.88	Typ.×1.12	V
SVD voltage	VsVD1	SVDS0-3="0" (external) *3	0.95	1.05	1.15	V	
		SVDS0-3="1"		—			
		SVDS0-3="2"		—			
		SVDS0-3="3"		—			
		SVDS0-3="4"		—			
		SVDS0-3="5"		—			
		SVDS0-3="6"		—			
		SVDS0-3="7"		—			
		SVDS0-3="8"		—			
		SVDS0-3="9"		—			
		SVDS0-3="10"		2.80			
		SVDS0-3="11"		2.90			
		SVDS0-3="12"		3.00			
		SVDS0-3="13"		3.10			
		SVDS0-3="14"		3.20			
		SVDS0-3="15"		3.30			
SVD circuit response time	tsvd				100	μS	
Current consumption	IOP	During HALT (32kHz, crystal)	LCD power OFF *1,*2,*4	2	5	μA	
			LCD power ON (Vc1 standard) *1,*2	11	19	μA	
			LCD power ON (Vc2 standard) *1,*2	9	15	μA	
		During execution (32kHz, crystal)	VDD=3.0V *1,*2	300		μA	
			VDD=5.0V *1,*2	1		mA	
During execution (4MHz, ceramic)		VDD=3.0V *1		2		mA	
		VDD=5.0V *1		4		mA	

*1: No panel load. The SVD circuit is OFF.

*2: OSCC="0"

*3: Do not apply a voltage level that exceeds the Vss–VDD range to the SVD terminal.

*4: Target current (This value has possibility to change.)

■ PIN DESCRIPTION

Pin name	Pin No.	Pad No.	I/O	Function
VDD	31	135	—	Power (+) supply pin
Vss	25	129	—	Power (−) supply pin
Vd1	28	132	—	Oscillation/internal logic system regulated voltage output pin
Vc1–Vc5	75–79	38–42	—	LCD system power supply pin
VREF	34	138	O	LCD system power supply testing pin
CA–CF	85–80	48–43	—	LCD system boosting capacitor connecting pin
OSC1	26	130	I	Crystal oscillation input pin
OSC2	27	131	O	Crystal oscillation output pin
OSC3	29	133	I	Ceramic oscillation input pin
OSC4	30	134	O	Ceramic oscillation output pin
K00–K03	70–67	34–31	I	Input pin
K10–K12	66–64	30–28	I	Input pin
K13	63	27	I	Input pin (can be used as external clock input pin for event counter)
P00–P03	62–59	26–23	I/O	I/O pin
P10–P13	58–55	22–19	I/O	I/O pin (switching to serial I/F input/output is possible by software)
P20	54	18	I/O	I/O pin
P21	53	17	I/O	I/O pin
P22	52	16	I/O	I/O pin (switching to CL signal output is possible by software)
P23	51	15	I/O	I/O pin (switching to FR signal output is possible by software)
R00	50	14	O	Output pin
R01	49	13	O	Output pin
R02	48	12	O	Output pin (switching to TOUT signal output is possible by software)
R03	47	11	O	Output pin (switching to FOUT signal output is possible by software)
R10–R13	46–43	10–7	O	Output pin
R20–R23	42–39	6–3	O	Output pin
COM0–COM16	23–20, 18–15 86–94	127–120 49–57	O	LCD common output pin (1/8, 1/16, 1/17 duty can be selected by software)
SEG0–SEG59	14–1 143–110 106–95	119–72 69–58	O	LCD segment output pin
BZ	24	128	O	Sound output pin
SVD	74	37	I	SVD external voltage input pin
RESET	32	136	I	Initial reset input pin
TEST	33	137	I	Testing input pin
TXD	38	2	O	Serial data output pin for Flash programming
RXD	37	1	I	Serial data input pin for Flash programming
SCLK	36	140	I/O	Serial clock I/O pin for Flash programming
CLKIN	35	139	I	Clock input pin for Flash programming
SPRG	71	35	I	Testing input pin for Flash programming
RSTOUT	109	71	O	Flash testing pin (leave it open during normal operation)
VDDF	73	36	—	Flash power (+) supply pin (normally connect to VDD pin)
VEPEXT	107	70	I/O	Flash testing pin (leave it open during normal operation)

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

SEIKO EPSON CORPORATION

[ELECTRONIC DEVICES MARKETING DIVISION]

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>

