


**8-BIT SERIAL-INPUT/PARALLEL-OUTPUT  
SHIFT REGISTER**  
*High-Performance Silicon-Gate CMOS*

**IN74HCT164A**

The IN74HCT164A may be used as a level converter for interfacing TTL or NMOS outputs to high-speed CMOS inputs.


The IN74HCT164A is identical in pin out to the LS/ALS164.

- TTL/NMOS-Compatible Input Levels.
- Outputs Directly Interface to CMOS, NMOS and TTL.
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A

**ORDERING INFORMATION**

IN74HCT164AN Plastic

IN74HCT164AD SOIC

 $T_A = -55^\circ$  to  $125^\circ$  C for all packages**LOGIC DIAGRAM**

PIN 14 =  $V_{CC}$   
PIN 7 = GND

**PIN ASSIGNMENT**

A1	1 ●	14	$V_{CC}$
A2	2	13	$Q_H$
$Q_A$	3	12	$Q_G$
$Q_B$	4	11	$Q_F$
$Q_C$	5	10	$Q_E$
$Q_D$	6	9	RESET
GND	7	8	CLOCK

**FUNCTION TABLE**

Reset	Clock	Inputs		Outputs			
		A1	A2	$Q_A$	$Q_B$	$...$	$Q_H$
L	X	X	X	L	L	...	L
H	<u>  </u>	X	X	no change			
H	<u>  </u>	H	D	D	$Q_{An}$	...	$Q_{Gn}$
H	<u>  </u>	D	H	D	$Q_{An}$	...	$Q_{Gn}$

D = data input

X = don't care

 $Q_{An} - Q_{Gn}$  = data shifted from the previous stage on a rising edge at the clock input.

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-1.5 to V <sub>CC</sub> +1.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T <sub>tsg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from -55° to 125°C

SOIC Package: : - 7 mW/°C from -55° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	500	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)**


Symbol	Parameter	Test Conditions	V <sub>C</sub> c V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V   I <sub>OUT</sub>   ≤ 20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> = V <sub>CC</sub> -0.1 V   I <sub>OUT</sub>   ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>   I <sub>OUT</sub>   ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>   I <sub>OUT</sub>   ≤ 4.0 mA	4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub>   I <sub>OUT</sub>   ≤ 20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		V <sub>IN</sub> =V <sub>IH</sub>   I <sub>OUT</sub>   ≤ 4.0 mA	4.5	0.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA	5.5	1.0	10	40	μA
ΔI <sub>CC</sub>	Additional Quiescent Supply Current	V <sub>IN</sub> = 2.4 V, Any One Input	5.5	≥-55°C	25°C to 125°C		mA
		V <sub>IN</sub> =V <sub>CC</sub> or GND, Other Inputs I <sub>OUT</sub> =0μA		2.9	2.4		

**AC ELECTRICAL CHARACTERISTICS**(V<sub>CC</sub>=5.0 V ± 10%, C<sub>L</sub>=50pF, Input t<sub>r</sub>=t<sub>f</sub>=6.0 ns)


Symbol	Parameter	Guaranteed Limit			Unit
		25 °C to -55°C	≤85°C	≤125 °C	
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	30	24	20	MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay,Clock to Q (Figures 1 and 4)	38	48	58	ns
t <sub>PHL</sub>	Maximum Propagation Delay,Reset to Q (Figures 2 and 4)	41	52	63	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 4)	15	19	22	ns
C <sub>IN</sub>	Maximum Input Capacitance	10			pF
C <sub>PD</sub>	Power Dissipation Capacitance (Per Package) Used to determine the no-load dynamic power $P_D = C_{PD}V_{CC}^2f + I_{CC}V_{CC}$	Typical @25°C,V <sub>CC</sub> =5.0 V			pF
		360			

**TIMING REQUIREMENTS** (C<sub>L</sub>=50pF,Input t<sub>r</sub>=t<sub>f</sub>=6.0 ns)


Symbol	Parameter	Guaranteed Limit			Unit
		25 °C to -55°C	≤85°C	≤125°C	
t <sub>SU</sub>	Minimum Setup Time,A1 or A2 to Clock (Figure 3)	7	8	9	ns
t <sub>h</sub>	Minimum Hold Time, Clock to A1 or A2 (Figure 3)	5	5	5	ns
t <sub>rec</sub>	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	5	5	5	ns
t <sub>w</sub>	Minimum Pulse Width, Reset (Figure 2)	12	15	20	ns
t <sub>w</sub>	Minimum Pulse Width, Clock (Figure 1)	12	15	20	ns




**Figure 1. Switching Waveforms**



**Figure 2. Switching Waveforms**




**Figure 3. Switching Waveforms**







\*Includes all probe and jig capacitance.

**Figure 4. Test Circuit**



### EXPANDED LOGIC DIAGRAM






**N SUFFIX PLASTIC DIP  
(MS - 001AA)**
**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.

	Dimension, mm	
Symbol	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G		2.54
H		7.62
J	$0^\circ$	$10^\circ$
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC  
(MS - 012AB)**
**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.

	Dimension, mm	
Symbol	MIN	MAX
A	8.55	8.75
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G		1.27
H		5.27
J	$0^\circ$	$8^\circ$
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5