

## CMOS INPUT/OUTPUT EXPANDER (TLCS-48C)

## TMP82C43P

## 1. GENERAL DESCRIPTION AND FEATURES

The TMP82C43P is an input/output expander designed specifically to provide a low cost means of I/O expansion for the TLCS-48C family.

The I/O ports of the TMP82C43P serve as a direct extension of the resident I/O facilities of the TLCS-48C microcomputers and are accessed by their own MOVD, ANLD and ORLD instructions.

## FEATURES

- CMOS LSI for low power dissipation
- Simple interface to TLCS-48C microcomputers
- Four 4-bit I/O ports
- Single 5V supply
- High output drive
- PIN compatible with intel's 8243
- Extended operation temperature range  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

## 2. PIN CONNECTION AND PIN FUNCTIONS

### 2.1 Pin Connection (Top View)




Figure 2.1 DIP Pin Connections

### 2.2 Block Diagram




Figure 2.2 Block Diagram

## 2.3 Pin Names And Pin Description

### PROG (Input)

Clock input. A high to low transition on PROG signifies that address and control are available on P<sub>20-23</sub>, and a low to high transition signifies that data is available on P<sub>20-23</sub>.

### $\overline{CS}$ (Input)

Chip Select Input. A high on  $\overline{CS}$  inhibits any change of output or internal status.

### P<sub>20-23</sub> (Input/Output, 3-state)

Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition it, contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.

### P<sub>40-43</sub>, P<sub>50-53</sub>, P<sub>60-63</sub>, P<sub>70-73</sub> (Input/Output, 3-state)

Four (4) bit bi-directional I/O ports. May be programmed to be input (during read), low impedance latched output (after write) or a 3-state (after read). Data on pins P<sub>20-23</sub> may be directly written, ANDed or ORed with previous data.

### V<sub>CC</sub> (Power)

+5 volt supply

### V<sub>SS</sub> (Power)

0 volt supply

### 3. FUNCTIONAL DESCRIPTION

#### 3.1 General Operation

The TMP82C43P contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports.

- Transfer accumulator to port
- Transfer port to accumulator
- AND accumulator to port
- OR accumulator to port

All communication between the microcomputer (TMP80C49A) and the TMP82C43P occurs over Port 2 (P<sub>20-23</sub>) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles.

A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional TMP82C43P may be added to the 4-bit bus and chip select signal using additional output lines from the microcomputer.

#### 3.2 Power On Initialization

Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if V<sub>CC</sub> drops below 1V.

P21	P20	ADDRESS CODE	P23	P22	INSTRUCTION CODE
0	0	PORT 4	0	0	Read
0	1	PORT 5	0	1	Write
1	0	PORT 6	1	0	ORLD
1	1	PORT 7	1	1	ANLD

### 3.3 Write Modes

The device has three write modes. **MOVD Pi, A** directly writes new data into the selected port and old data is lost. **ORLD Pi, A** takes new data, OR's it with the old data and then writes it to the port. **ANLD Pi, A** takes new data AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputted. The old data remains latched until new valid outputs are entered.

### 3.4 Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are 3-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the 3-stated mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode).

If modes are changed during operation, the first read following a write should be ignored ; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the TMP82C43P output. A read of any port will leave that port in a high impedance state.

## 4. ELECTRICAL CHARACTERISTICS

### 4.1 Absolute Maximum Ratings

SYMBOL	ITEM	RATING
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage with Respect to GND	- 0.5V to + 7.0V
V <sub>IN</sub>	Input Voltage with Respect to GND	- 0.5V to V <sub>CC</sub> + 0.5V
P <sub>D</sub>	Power Dissipation	250mW
T <sub>SOLDER</sub>	Soldering Temperature (soldering Time 10 sec.)	260°C
T <sub>STG</sub>	Storage Temperature	- 65°C to + 150°C
T <sub>OPR</sub>	Operating Temperature	- 40°C to + 85°C

### 4.2 D.C. Characteristics (I)

T<sub>OPR</sub> = - 40°C to 85°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
V <sub>IL</sub>	Input Low Voltage		- 0.5	-	0.8	V
V <sub>IH</sub>	Input High Voltage		2.2	-	V <sub>CC</sub>	V
V <sub>OL1</sub>	Output Low Voltage Ports 4-7	I <sub>OL</sub> = 5mA	-	-	0.45	V
V <sub>OL2</sub>	Output Low Voltage Port 7	I <sub>OL</sub> = 20mA	-	-	1.0	V
V <sub>OL3</sub>	Output Low Voltage Port 2	I <sub>OL</sub> = 0.8mA	-	-	0.45	V
V <sub>OH11</sub>	Output High Voltage Ports 4-7	I <sub>OH</sub> = - 1.2mA	2.4	-	-	V
V <sub>OH21</sub>	Output High Voltage Port 2	I <sub>OH</sub> = - 0.6mA	2.4	-	-	V
V <sub>OH12</sub>	Output High Voltage Ports 4-7	I <sub>OH</sub> = - 0.6mA	V <sub>CC</sub> - 0.8	-	-	V
V <sub>OH22</sub>	Output High Voltage Port 2	I <sub>OH</sub> = - 0.3mA	V <sub>CC</sub> - 0.8	-	-	V
I <sub>IL1</sub>	Input Leakage Port 4-7	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-	-	± 10	μA
I <sub>IL2</sub>	Input Leakage Port 2, CS, PROG	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-	-	± 10	μA
I <sub>CC1</sub>	Power Supply Current (1)	V <sub>CC</sub> = 5V, V <sub>IL</sub> = 0.2V, V <sub>IH</sub> = V <sub>CC</sub> - 0.2V, PROG PERIOD = 5μS	-	-	2	mA
I <sub>CC2</sub>	Power Supply Current (2)	V <sub>CC</sub> = 5V, V <sub>IL</sub> = 0.2V, V <sub>IH</sub> = V <sub>CC</sub> - 0.2V, PROG = V <sub>CC</sub> - 0.2V,	-	-	10	μA
I <sub>OL</sub>	Sum of all I <sub>OL</sub> of 16 Outputs	5mA Each pin	-	-	80	mA

4.3 D.C. Characteristics (II)

$T_{OPR} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 20\%$ ,  $V_{SS} = 0\text{V}$


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
$V_{IL}$	Input Low Voltage	$4.0 \leq V_{CC} \leq 4.5\text{V}$	-0.5	—	$0.15V_{CC}$	V
$V_{IH}$	Input High Voltage	$5.5 \leq V_{CC} \leq 6.0\text{V}$	$0.5V_{CC}$	—	$V_{CC}$	V
$V_{OL1}$	Output Low Voltage Ports 4-7	$I_{OL} = 4\text{mA}$	—	—	0.45	V
$V_{OL2}$	Output Low Voltage Port 7	$I_{OL} = 15\text{mA}$	—	—	1.0	V
$V_{OL3}$	Output Low Voltage Port 2	$I_{OL} = 0.6\text{mA}$	—	—	0.45	V
$V_{OH12}$	Output High Voltage Ports 4-7	$I_{OH} = -200\mu\text{A}$	$V_{CC} - 0.8$	—	—	V
$V_{OH22}$	Output High Voltage Port 2	$I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.8$	—	—	V
$I_{OL}$	Sum of all $I_{OL}$ of 16 outputs	4mA Each Pin	—	—	64	mA

4.4 A.C. characteristics

$T_{OPR} = -40^{\circ}\text{C}$  to  $80^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 20\%$ ,  $V_{SS} = 0\text{V}$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
$t_A$	Code Valid Before PROG	$C_L = 80\text{pF}$	100	—	—	ns
$t_B$	Code Valid After PROG	$C_L = 20\text{pF}$	60	—	—	ns
$t_C$	Data Valid Before PROG	$C_L = 80\text{pF}$	200	—	—	ns
$t_D$	Data Valid After PROG	$C_L = 20\text{pF}$	20	—	—	ns
$t_H$	Floating After PROG	$C_L = 20\text{pF}$	0	—	150	ns
$t_K$	PROG Negative Pulse Width		700	—	—	ns
$t_{CS}$	$\overline{CS}$ Valid Before/After PROG		50	—	—	ns
$t_{PO}$	Ports 4-7 Valid After PROG	$C_L = 100\text{pF}$	—	—	700	ns
$t_{JP}$	Ports 4-7 Valid Before/After PROG		100	—	—	ns
$t_{ACC}$	Port 2 Valid After PROG	$C_L = 80\text{pF}$	—	—	650	ns

### 4.5 Timing Waveform






### 5. OUTLINE DRAWINGS

DIP24-P-600

Unit : mm



Note : Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.24 leads.