DATA SHEET

NEC μPD753104, 753106, 753108

4-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD753108 is one of the 75XL Series 4-bit single-chip microcontroller chips and has a data processing capability comparable to that of an 8-bit microcontroller.

The existing 75X Series containing an LCD controller/driver supplies an 80-pin package.

The μ PD753108 supplies a 64-pin package, which is suitable for small-scale systems.

It features expanded CPU functions and can provide high-speed operation at a low supply voltage of 1.8 V compared with the existing μ PD75308B.

Detailed function descriptions are provided in the following user's manual. Be sure to read it before designing.

μ PD753108 User's Manual: U10890E

FEATURES

- Low voltage operation: $V_{DD} = 1.8$ to 5.5 V
 - Can be driven by two 1.5 V batteries
- Internal memory
 - Program memory (ROM):
 - 4096 × 8 bits (μ PD753104)
 - 6144 × 8 bits (µPD753106)
 - 8192 × 8 bits (μ PD753108)
 - Data memory (RAM):

 512×4 bits

- · Capable of high-speed operation and variable instruction execution time for power saving
 - 0.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz with main system clock)
 - 0.67, 1.33, 2.67, 10.7 μ s (@ 6.0 MHz with main system clock)
 - 122 μ s (@ 32.768 kHz with subsystem clock)
- Internal programmable LCD controller/driver
- Small package:

64-pin plastic QFP (14 \times 14), 64-pin plastic LQFP (14 \times 14),

64-pin plastic LQFP (12 \times 12), 64-pin plastic TQFP (12 \times 12)

One-time PROM version: μPD75P3116

APPLICATIONS

Remote controllers, cameras, hemadynamometers, electronic scale, gas meters, etc.

Unless otherwise indicated, references in this data sheet to the μ PD753108 mean the μ PD753104 and μ PD753106.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ORDERING INFORMATION

	Part Number	Package	
-	μPD753104GC-×××-AB8	64-pin plastic QFP	(14 × 14)
*	μPD753104GC-×××-8BS	64-pin plastic LQFP	(14×14)
	μPD753104GK-×××-8A8	64-pin plastic LQFP	(12 × 12)
	μ PD753104GK-×××-9ET	64-pin plastic TQFP	(12 × 12)
	μPD753106GC-×××-AB8	64-pin plastic QFP	(14×14)
*	μPD753106GC-×××-8BS	64-pin plastic LQFP	(14 × 14)
	μPD753106GK-×××-8A8	64-pin plastic LQFP	(12 × 12)
	μ PD753106GK-×××-9ET	64-pin plastic TQFP	(12 × 12)
	μPD753108GC-×××-AB8	64-pin plastic QFP	(14 × 14)
*	μ PD753108GC-×××-8BS	64-pin plastic LQFP	(14 × 14)
	μPD753108GK-×××-8A8	64-pin plastic LQFP	(12 × 12)
	μ PD753108GK-×××-9ET	64-pin plastic TQFP	(12 × 12)

Remark ××× indicates ROM code suffix.

OVERVIEW OF FUNCTIONS


Parameter			Function					
Instruction execution time		 0.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz with main system clock) 0.67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz with main system clock) 122 μs (@ 32.768 kHz with subsystem clock) 						
Internal memory ROM		ROM	409	$6 imes 8$ bits (μ PD753104), 6144 $ imes$ 8 bits (µPD753106), 8192 $ imes$ 8 bits (µPD753108)			
		RAM	512	\times 4 bits				
General-p	ourpose register			bit operation: 8×4 b bit operation: 4×4 b				
I/O port	CMOS input		8	On-chip pull-up resist	cors which can be specified by means of software setting: 7			
	CMOS I/O		20	On-chip pull-up resist Also used for segmer	ors which can be specified by means of software setting: 12 nt pins: 8			
	N-ch open-dra I/O pins	in	4	On-chip pull-up resist voltage	ors which can be specified by mask option, 13 V withstand			
	Total		32					
LCD cont	roller/driver			 Segment selection: 16/20/24 segments (can be changed to CMOS I/O port in 4 time-unit; max. 8) Display mode selection: Static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1/3 duty (1/3 bias), 1/4 duty (1/3 bias) 				
			• 0	On-chip split resistor for LCD drive can be specified by mask option				
Timer			 5 channels 8-bit timer/event counter: 3 channels (16-bit timer/event counter, carrier generator, timer with gate) Basic interval timer/watchdog timer: 1 channel Watch timer: 1 channel 					
Serial inte	erface		 3-wire serial I/O mode MSB or LSB can be selected for transferring first bit 2-wire serial I/O mode SBI mode 					
Bit seque	ntial buffer (BSB	5)	16 bits					
Clock out	put (PCL)		 Φ, 524, 262, 65.5 kHz (@ 4.19 MHz with main system clock) Φ, 750, 375, 93.8 kHz (@ 6.0 MHz with main system clock) 					
Buzzer o	utput (BUZ)		 2, 4, 32 kHz (@ 4.19 MHz with main system clock or @ 32.768 kHz with subsystem clock) 2.93, 5.86, 46.9 kHz (@ 6.0 MHz with main system clock) 					
Vectored	interrupt		Exte	ernal: 3, Internal: 5				
Test inpu	t		Exte	ernal: 1, Internal: 1				
System c	lock oscillator		 Ceramic or crystal oscillator for main system clock oscillation Crystal oscillator for subsystem clock oscillation 					
Standby f	function		STOP/HALT mode					
Supply vo	oltage		Vdd	= 1.8 to 5.5 V				
Package		 64-pin plastic QFP (14 × 14) 64-pin plastic LQFP (14 × 14) 64-pin plastic LQFP (12 × 12) 64-pin plastic TQFP (12 × 12) 						

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)6
2.	BLOCK DIAGRAM
3.	PIN FUNCTIONS93.1Port Pins3.2Non-Port Pins3.3Pin I/O Circuits133.4Recommended Connections of Unused Pins15
4.	SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE164.1 Difference Between Mk I Mode and Mk II Mode164.2 Setting Method of Stack Bank Select Register (SBS)17
5.	MEMORY CONFIGURATION
6.	PERIPHERAL HARDWARE FUNCTION236.1 Digital I/O Port236.2 Clock Generator236.3 Subsystem Clock Oscillator Control Functions256.4 Clock Output Circuit266.5 Basic Interval Timer/Watchdog Timer276.6 Watch Timer286.7 Timer/Event Counter296.8 Serial Interface336.9 LCD Controller/Driver356.10 Bit Sequential Buffer37
7.	INTERRUPT FUNCTION AND TEST FUNCTION
8.	STANDBY FUNCTION
9.	RESET FUNCTION41
10.	MASK OPTION
11.	INSTRUCTION SET45
12.	ELECTRICAL SPECIFICATIONS
13.	CHARACTERISTIC CURVES (FOR REFERENCE ONLY)75
14.	PACKAGE DRAWINGS
15.	RECOMMENDED SOLDERING CONDITIONS82

APPENDIX A.	μ PD75308B, 753108 AND 75P3116 FUNCTIONAL LIST	84
APPENDIX B.	DEVELOPMENT TOOLS	86
APPENDIX C.	RELATED DOCUMENTS	95

- 1. PIN CONFIGURATION (TOP VIEW)
 - 64-pin plastic QFP (14 × 14) μPD753104GC-×××-AB8, 753106GC-×××-AB8, 753108GC-×××-AB8
- 64-pin plastic LQFP (14 × 14) μPD753104GC-×××-8BS, 753106GC-×××-8BS, 753108GC-×××-8BS
 - 64-pin plastic LQFP (12 × 12) μPD753104GK-×××-8A8, 753106GK-×××-8A8, 753108GK-×××-8A8
 - 64-pin plastic TQFP (12 \times 12) μ PD753104GK- $\times\!\times\!\!\times\!\!$ -9ET, 753106GK- $\times\!\!\times\!\!\times\!\!$ -9ET, 753108GK- $\times\!\!\times\!\!\times\!\!$ -9ET



Note Connect the IC (Internally Connected) pin directly to VDD.

Pin Identification

P00 to P03: P10 to P13: P20 to P23: P30 to P33: P50 to P53: P60 to P63: P80 to P83: P90 to P93: KR0 to KR3: SCK: SI: SO: SB0, SB1: RESET: S0 to S23:	Port 0 Port 1 Port 2 Port 3 Port 5 Port 6 Port 8 Port 9 Key return 0 to 3 Serial clock Serial input Serial output Serial data bus 0, 1 Reset Segment output 0 to 23	VLC0 to VLC2: BIAS: LCDCL: SYNC: TI0 to TI2: PTO0 to PTO2: BUZ: PCL: INT0, INT1, INT4: INT2: X1, X2: XT1, XT2: VDD: VSS: IC:	LCD power supply 0 to 2 LCD power supply bias control LCD clock LCD synchronization Timer input 0 to 2 Programmable timer output 0 to 2 Buzzer clock Programmable clock External vectored interrupt 0, 1, 4 External test input 2 Main system clock oscillation 1, 2 Subsystem clock oscillation 1, 2 Positive power supply Ground Internally connected
-	Segment output 0 to 23		




N

BLOCK DIAGRAM

N Z

œ



Note The ROM capacity depends on the product.

3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Alternate Function	Function	8-Bit I/O	After Reset	I/O Circuit Type ^{Note 1}
P00	Input	INT4	4-bit input port (Port 0).	No	Input	(B)
P01		SCK	An on-chip pull-up resistor can be specified by means of software setting in 3-bit units.			(F)-A
P02		SO/SB0				(F)-B
P03		SI/SB1				(M)-C
P10	Input	INT0	4-bit input port (Port 1).	No	Input	(B)-C
P11		INT1	An on-chip pull-up resistor can be specified by means of software setting in 4-bit units. P10/INT0 can select noise eliminator.			
P12		TI1/TI2/INT2				
P13		TIO				
P20	I/O	PTO0	4-bit I/O port (Port 2).	No	Input	E-B
P21		PTO1	An on-chip pull-up resistor can be specified by means of software setting in 4-bit units.			
P22		PCL/PTO2				
P23		BUZ				
P30	I/O	LCDCL	Programmable 4-bit I/O port (Port 3).	No	Input	E-B
P31		SYNC	Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified			
P32		-	by means of software setting in 4-bit units.			
P33		_				
P50 to P53Note 2	I/O	-	N-ch open-drain 4-bit I/O port (Port 5). An on-chip pull-up resistor can be specified in 1-bit units (mask option). Withstand voltage is 13 V in open-drain mode.	No	High level (when pull- up resistors are provided) or high- impedance	M-D

Notes 1. Characters in parentheses indicate the Schmitt-triggered input.

2. If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port), low-level input leakage current increases when input or bit manipulation instruction is executed.

3.1 Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function	8-Bit I/O	After Reset	I/O Circuit Type ^{Note 1}
P60	I/O	KR0	Programmable 4-bit I/O port (Port 6).	No	Input	(F)-A
P61		KR1	Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified			
P62		KR2	by means of software setting in 4-bit units.			
P63		KR3				
P80	I/O	S23	4-bit I/O port (Port 8).	Yes	Input	н
P81		S22	An on-chip pull-up resistor can be specified by means of software setting in 4-bit units ^{Note 2} .			
P82		S21				
P83		S20				
P90	I/O	S19	4-bit I/O port (Port 9).		Input	н
P91		S18	An on-chip pull-up resistor can be specified by means of software setting in 4-bit units ^{Note 2} .			
P92		S17				
P93		S16				

Notes 1. Characters in parentheses indicate the Schmitt-triggered input.

2. When these pins are used as segment signal output pins, do not connect the on-chip pull-up resistor by means of software.

3.2 Non-Port Pins (1/2)

Pin Name	I/O	Alternate Function	Functio	on	After Reset	I/O Circuit Type ^{Note 1}
T10	Input	P13	External event pulse input	to the timer/event	Input	(B)-C
TI1		P12/INT2/TI2	counter.			
TI2		P12/INT2/TI1				
PTO0	Output	P20	Timer/event counter output		Input	E-B
PTO1		P21				
PTO2		P22/PCL				
PCL		P22/PTO2	Clock output			
BUZ		P23	Optional frequency output system clock trimming)	(for buzzer output or		
SCK	I/O	P01	Serial clock I/O		Input	(F)-A
SO/SB0		P02	Serial data output Serial data bus I/O			(F)-B
SI/SB1		P03	Serial data input Serial data bus I/O			(M)-C
INT4	Input	P00	Edge detection vectored interrupt input (both rising edge and falling edge detection)		Input	(B)
INT0	Input	P10	Edge detection vectored Noise eliminator/ interrupt input (detection asynchronous selection		Input	(B)-C
INT1		P11	edge can be selected). INT0/P10 can select noise eliminator.	Asynchronous		
INT2		P12/TI1/TI2	Rising edge detection testable input	Asynchronous		
KR0 to KR3	Input	P60 to P63	Falling edge detection test	able input	Input	(F)-A
S0 to S15	Output	-	Segment signal output		Note 2	G-A
S16 to S19	Output	P93 to P90	Segment signal output		Input	н
S20 to S23	Output	P83 to P80	Segment signal output		Input	н
COM0 to COM3	Output	-	Common signal output		Note 2	G-B
VLC0 to VLC2	-	-	LCD drive power On-chip split resistor is enabled (mask option).		_	_
BIAS	Output	-	Output for external split resistor disconnect		Note 3	_
LCDCL ^{Note 4}	Output	P30	Clock output for externally	expanded driver	Input	E-B
SYNC ^{Note 4}	Output	P31	Clock output for externally e synchronization	expanded driver	Input	E-B

Notes 1. Characters in parentheses indicate the Schmitt-triggered input.

- Each display output selects the following VLCX as input source. S0 to S15: VLC1, COM0 to COM2: VLC2, COM3: VLC0
- **3.** When a split resistor is contained Low level When no split resistor is contained High impedance
- **4.** These pins are provided for future system expansion. At present, these pins are used only as pins P30 and P31.


3.2 Non-Port Pins (2/2)


Pin Name	I/O	Alternate Function	Function	After Reset	I/O Circuit Type ^{Note}
X1	Input	-	Crystal/ceramic connection pin for the main	-	-
X2	-		system clock oscillation. When the external clock is used, input the external clock to pin X1, and the inverted phase of the external clock to pin X2.		
XT1	Input	_	Crystal connection pin for the subsystem clock oscillation. When the external clock is used, input	_	_
XT2	-		the external clock to pin XT1, and the inverted phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin.		
RESET	Input	_	System reset input (low-level active)	_	(B)
IC	-	_	Internally connected. Connect directly to VDD.	_	_
Vdd	-		Positive power supply	_	_
Vss	-	-	Ground potential	-	_

Note Characters in parentheses indicate the Schmitt-triggered input.

3.3 Pin I/O Circuits

The μ PD753108 pin I/O circuits are shown schematically.





3.4 Recommended Connections of Unused Pins

Pin Name	Recommended Connection
P00/INT4	Connect to Vss or Vpp.
	At input: Independently connect to Vss or Vbb via a resistor.
P02/SO/SB0	At output: Leave open.
P03/SI/SB1	Connect to Vss.
P10/INT0, P11/INT1	Connect to Vss.
P12/TI1/TI2/INT2	
P13/TI0	
P20/PTO0	At input: Independently connect to VecenVecyic a register
	At input: Independently connect to Vss or Vbb via a resistor.
	At output: Leave open.
P22/PCL/PTO2	
P23/BUZ	
P30/LCDCL	
P31/SYNC	
P32	
P33	
P50 to P53	At input: Connect to Vss.
	At output: Connect to Vss (do not connect a pull-up resistor of mask option).
P60/KR0 to P63/KR3	At input: Independently connect to V_{SS} or V_{DD} via a resistor.
	At output: Leave open.
S0 to S15	Leave open.
COM0 to COM3	
S16/P93 to S19/P90	At input: Independently connect to V_{SS} or V_{DD} via a resistor.
S20/P83 to S23/P80	At output: Leave open.
VLC0 to VLC2	Connect to Vss.
BIAS	Only if all of VLC0 to VLC2 are unused, connect to Vss. In other cases, leave open.
XT1 ^{Note}	Connect to Vss.
XT2 ^{Note}	Leave open.
IC	Connect directly to VDD.

Table 3-1. List of Recommended Connections for Unused Pins

Note When the subsystem clock is not used, specify SOS.0 = 1 (so as not to use the on-chip feedback resistor).

4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

4.1 Difference Between Mk I Mode and Mk II Mode

The CPU of the μ PD753108 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by bit 3 of the stack bank select register (SBS).

- Mk I mode: Upward compatible with the μPD75308B. Can be used in the 75XL CPU with a ROM capacity of up to 16 KB.
- Mk II mode: Incompatible with the μPD75308B. Can be used in all the 75XL CPU's including those products whose ROM capacity is more than 16 KB.

	Mk I Mode	Mk II Mode
Number of stack bytes for subroutine instructions	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Not available	Available
CALL laddr instruction	3 machine cycles	4 machine cycles
CALLF Ifaddr instruction	2 machine cycles	3 machine cycles

Table 4-1. Differences Between Mk I Mode and Mk II Mode

Caution The Mk II mode supports a program area exceeding 16 KB for the 75X and 75XL Series. Therefore, this mode is effective for enhancing software compatibility with products exceeding 16 KB.

When the Mk II mode is selected, the number of stack bytes used during execution of subroutine call instructions increases by one byte per stack compared to the Mk I mode. When the CALL laddr and CALLF lfaddr instructions are used, the machine cycle becomes longer by one machine cycle. Therefore, use the Mk I mode if the RAM efficiency and processing performance are more important than software compatibility.

4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the stack bank select register (SBS). Figure 4-1 shows the format.

The SBS is set by a 4-bit memory manipulation instruction.

When using the Mk I mode, the SBS must be initialized to $100 \times B^{Note}$ at the beginning of a program. When using the Mk II mode, it must be initialized to $000 \times B^{Note}$.

Note Set the desired value in the \times position.




Figure 4-1. Stack Bank Select Register Format

Caution Since SBS3 is set to "1" after a RESET signal is generated, the CPU operates in the Mk I mode. When executing an instruction in the Mk II mode, set SBS3 to "0" to select the Mk II mode.

5. MEMORY CONFIGURATION

- Program Memory (ROM) 4096 × 8 bits (μPD753104) 6144 × 8 bits (μPD753106) 8192 × 8 bits (μPD753108)
 - Addresses 0000H and 0001H


Vector table wherein the program start address and the values set for the RBE and MBE at the time a $\overline{\text{RESET}}$ signal is generated are written. Reset start is possible from any address.

• Addresses 0002H to 000DH

Vector table wherein the program start address and the values set for the RBE and MBE by each vectored interrupt are written. Interrupt servicing can start from any address.

- Addresses 0020H to 007FH
 Table area referenced by the GETI instruction^{Note}.
 - **Note** The GETI instruction realizes a 1-byte instruction on behalf of any 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the number of program steps.
- Data Memory (RAM)
 - Data area ... 512 words \times 4 bits (000H to 1FFH)
 - Peripheral hardware area ... 128 words × 4 bits (F80H to FFFH)

Figure 5-1. Program Memory Map (1/3)




(a) µPD753104

Note Can be used in Mk II mode only.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the lower eight bits of PC by executing the BR PCDE or BR PCXA instruction.


Figure 5-1. Program Memory Map (2/3)




(b) µPD753106

Note Can be used in Mk II mode only.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the lower eight bits of PC by executing the BR PCDE or BR PCXA instruction.



(c) µPD753108



Remark In addition to the above, a branch can be taken to the address indicated by changing only the lower eight bits of PC by executing the BR PCDE or BR PCXA instruction.




Figure 5-2. Data Memory Map

Note Either memory bank 0 or 1 can be selected for the stack area.

6. PERIPHERAL HARDWARE FUNCTION

6.1 Digital I/O Port

There are three kinds of I/O port.

- CMOS input ports (Ports 0, 1):
- CMOS I/O ports (Ports 2, 3, 6, 8, 9): 20
 N-ch open-drain I/O ports (Port 5): 4
- Total 32

Port Name	Function	Operation a	Operation and Features			
Port 0	4-bit input	When the serial interface fu function pins function as ou operation mode.	Also used for the INT4, SCK, SO/SB0, SI/SB1 pins.			
Port 1		4-bit input only port.	1			
Port 2	4-bit I/O	Input/output can be specifie	Input/output can be specified in 4-bit units.			
Port 3		Input/output can be specifie	Input/output can be specified in 1-bit units.			
Port 5	4-bit I/O (N-ch open- drain, 13 V withstand voltage)	Input/output can be specific On-chip pull-up resistor car by mask option.	_			
Port 6	4-bit I/O	Input/output can be specifie	Also used for the KR0 to KR3 pins.			
Port 8		Input/output can be				
Port 9		specified in 4-bit units. and data can be input/ output in 8-bit units.		Also used for the S16 to S19 pins.		

Table 6-1. Types and Features of Digital Ports

6.2 Clock Generator

The clock generator is a device that generates the clock which is supplied to peripheral hardware on the CPU and is configured as shown in Figure 6-1.

The clock generator operates according to how the processor clock control register (PCC) and system clock control register (SCC) are set.

There are two kinds of clocks, main system clock and subsystem clock.

The instruction execution time can also be changed.

- 0.95, 1.91, 3.81, 15.3 μs (main system clock: @ 4.19 MHz operation)
- 0.67, 1.33, 2.67, 10.7 μs (main system clock: @ 6.0 MHz operation)
- 122 µs (subsystem clock: @ 32.768 kHz operation)




Figure 6-1. Clock Generator Block Diagram



Remarks 1. fx = Main system clock frequency

- **2.** f_{XT} = Subsystem clock frequency
- **3.** Φ = CPU clock
- 4. PCC: Processor Clock Control register
- 5. SCC: System Clock Control register
- 6. One clock cycle (tcr) of the CPU clock is equal to one machine cycle of the instruction.

6.3 Subsystem Clock Oscillator Control Functions

The μ PD753108 subsystem clock oscillator has the following two control functions.

- Selects by means of software whether an on-chip feedback resistor is to be used or not^{Note}.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high (V_{DD} ≥ 2.7 V).
- **Note** When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the on-chip feedback resistor) by software, connect XT1 to Vss, and leave XT2 open. This makes it possible to reduce the current consumption in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (See **Figure 6-2**.)





Figure 6-2. Subsystem Clock Oscillator

6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PTO2/PCL pin to the remote control wave outputs and peripheral LSI's.

Clock output (PCL): Φ, 524, 262, 65.5 kHz (main system clock: @ 4.19 MHz operation)
 Φ, 750, 375, 93.8 kHz (main system clock: @ 6.0 MHz operation)






Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- Interval timer operation to generate a reference time interrupt
- Watchdog timer operation to detect a runaway of program and reset the CPU
- Selects and counts the wait time when the standby mode is released
- Reads the contents of counting






Note Instruction execution

6.6 Watch Timer

The μ PD753108 has one watch timer channel which has the following functions.

- Sets the test flag (IRQW) at 0.5-second intervals. The standby mode can be released by the IRQW.
- 0.5-second interval can be created by both the main system clock (4.19 MHz) and subsystem clock (32.768 kHz).
- Convenient for program debugging and checking as interval becomes 128 times longer (3.91 ms) with the fast feed mode.
- Outputs the frequencies (2.048, 4.096, 32.768 kHz) to the P23/BUZ pin, usable for buzzer and trimming of system clock oscillation frequencies.
- Clears the frequency divider to make the watch start with zero seconds.

Figure 6-5. Watch Timer Block Diagram



Remark The values enclosed in parentheses are applied when fx = 4.19 MHz and fxT = 32.768 kHz.

6.7 Timer/Event Counter

NEC

The μ PD753108 has three channels of timer/event counters. Its configuration is shown in Figures 6-6 to 6-8. The timer/event counter has the following functions.

- Programmable interval timer operation
- Square wave output of any frequency to the PTOn pin (n = 0 to 2)
- Event counter operation
- Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency divider operation).
- Supplies the serial shift clock to the serial interface circuit.
- Reads the count value.


The timer/event counter operates in the following four modes as set by the mode register.

Mode	Channel	Channel 0	Channel 1	Channel 2
8-bit timer/event counter mode		Yes	Yes	Yes
	Gate control function	No ^{Note}	No	Yes
PWM pulse generator mode		No	No	Yes
16-bit timer/event counter mode		No	Yes	
	Gate control function	No ^{Note}	Yes	
Carrier generator mode		No	Yes	

Table 6-2. Operation Modes of Timer/Event Counter

Note Used for gate control signal generation







Note Instruction execution

Caution When setting data to TM0, be sure to set bit 1 to 0.









Note Instruction execution


Data Sheet U10086EJ5V0DS

6.8 Serial Interface

The μ PD753108 incorporates a clock-synchronous 8-bit serial interface. The serial interface can be used in the following four modes.

- Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode
- SBI mode

NEC





Data Sheet U10086EJ5V0DS


6.9 LCD Controller/Driver

The μ PD753108 incorporates a display controller which generates segment and common signals according to the display data memory contents and incorporates segment and common drivers which can drive the LCD panel directly.

The μ PD753108 LCD controller/driver has the following functions:

- Display data memory is read automatically by DMA operation and segment and common signals are generated.
- Display mode can be selected from among the following five:
 - <1> Static
 - <2> 1/2 duty (time-divided by 2), 1/2 bias
 - <3> 1/3 duty (time-divided by 3), 1/2 bias
 - <4> 1/3 duty (time-divided by 3), 1/3 bias
 - <5> 1/4 duty (time-divided by 4), 1/3 bias
- A frame frequency can be selected from among four in each display mode.
- A maximum of 24 segment signal output pins (S0 to S23) and four common signal output pins (COM0 to COM3).
- The segment signal output pins (S0 to S23) can be changed to the I/O ports (Port 8 and Port 9).
- Split resistor can be incorporated to supply LCD drive power (mask option).
 - Various bias methods and LCD drive voltages are applicable.
 - When display is off, current flowing through the split resistor is cut.
- Display data memory not used for display can be used for normal data memory.
- It can also operate by using the subsystem clock.

0



S16/P93

S0

Figure 6-10. LCD Controller/Driver Block Diagram

36

6.10 Bit Sequential Buffer

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.




Figure 6-11. Bit Sequential Buffer (16 Bits) Format

- **Remarks 1.** In the pmem.@L addressing, the specified bit moves corresponding to the L register.
 - 2. In the pmem. @L addressing, the BSB can be manipulated regardless of MBE/MBS specification.

7. INTERRUPT FUNCTION AND TEST FUNCTION

The μ PD753108 has eight types of interrupt sources and two types of test sources. Of these test sources, INT2 has two types of edge detection testable inputs.

The interrupt controller of the μ PD753108 has the following functions.

(1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IExxx) and interrupt master enable flag (IME).
- Can set any interrupt start address.
- Multiple interrupts wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQxxx). An interrupt generation can be checked by software.
- Release the standby mode. An interrupt to be released can be selected by the interrupt enable flag.

(2) Test function

- Test request flag (IRQ×××) generation can be checked by software.
- Release the standby mode. The test source to be released can be selected by the test enable flag.




Figure 7-1. Interrupt Controller Block Diagram

Note Noise eliminator (Standby release is disabled when noise eliminator is selected.)

8. STANDBY FUNCTION

In order to reduce power dissipation while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the μ PD753108.

Item	Mode	STOP Mode	HALT Mode			
Set instruct	ion	STOP instruction	HALT instruction			
System clo	ck when set	Settable only when the main system clock is used.	Settable both by the main system clock and subsystem clock.			
Operation status	Clock generator	Main system clock stops oscillation.	Only the CPU clock Φ halts (oscillation continues).			
	Basic interval timer/ watchdog timer	Operation stops.	Operable only when the main system clock is oscillated. BT mode : IRQBT is set in the reference time interval WT mode : Reset signal is generated by BT overflow			
	Serial interface	Operable only when an external SCK input is selected as the serial clock.	Operable only when an external \overline{SCK} input is selected as the serial clock or when the main system clock is oscillated.			
	Timer/event counter	Operable only when a signal input to the TI0 to TI2 pins is specified as the count clock.	Operable only when a signal input to the TI0 to TI2 pins is specified as the count clock or when the main system clock is oscillated.			
	Watch timer	Operable when fxT is selected as the count clock.	Operable.			
	LCD controller/driver	Operable only when fxT is selected as the LCDCL.	Operable.			
	External interrupt	The INT1, 2, and 4 are operable. Only the INT0 is not operated ^{Note} .				
	CPU	The operation stops.				
Release signal		 Interrupt request signal sent from the operable hardware enabled by the interrupt enable flag Test request signal sent from the test source enabled by the test enable flag RESET pin 				


Table 8-1. Operation Status in Standby Mode

Note Can operate only when the noise eliminator is not used (IM02 = 1) by bit 2 of the edge detection mode register (IM0).


9. RESET FUNCTION


There are two reset inputs: external reset signal (\overline{RESET}) and reset signal sent from the basic interval timer/ watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 9-1 shows the configuration of the above two inputs.





Generation of the RESET signal initializes each hardware as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.





Note The following two times can be selected by the mask option.

2¹⁷/fx (21.8 ms: @ 6.00 MHz operation, 31.3 ms: @ 4.19 MHz operation) 2¹⁵/fx (5.46 ms: @ 6.00 MHz operation, 7.81 ms: @ 4.19 MHz operation)

	Hardware			RESET Signal Generation in the Standby Mode	RESET Signal Generation in Operation
Program counter (PC)			μPD753104	Sets the lower 4 bits of program memory's address 0000H to the PC11 to PC8 and the contents of address 0001H to the PC7 to PC0.	Sets the lower 4 bits of program memory's address 0000H to the PC11 to PC8 and the contents of address 0001H to the PC7 to PC0.
			μΡD753106, μΡD753108	Sets the lower 5 bits of program memory's address 0000H to the PC12 to PC8 and the contents of address 0001H to the PC7 to PC0.	Sets the lower 5 bits of program memory's address 0000H to the PC12 to PC8 and the contents of address 0001H to the PC7 to PC0.
PSW	Carry	/ flag (CY)		Held	Undefined
Ī	Skip	flag (SK0 to SK2)		0	0
F	Interrupt status flag (IST0, IST1)		T1)	0	0
	Bank enable flag (MBE, RBE)			Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.
Stack po	ointer (SP)		Undefined	Undefined
Stack ba	ank sel	ect register (SBS)		1000B	1000B
Data me	mory ((RAM)		Held	Undefined
General-	General-purpose register (X, A, H, L, D, E, B, C)		Held	Undefined	
Bank sel	lect re	gister (MBS, RBS)		0, 0	0, 0
Basic inte	erval	Counter (BT)		Undefined	Undefined
timer/wate	chdog	Mode register (BTM)		0	0
timer		Watchdog timer enable	e flag (WDTM)	0	0
Timer/ev	vent	Counter (T0)		0	0
counter	(T0)	Modulo register (TMOI	00)	FFH	FFH
		Mode register (TM0)		0	0
		TOE0, TOUT F/F		0, 0	0, 0
Timer/ev	/ent	Counter (T1)		0	0
counter	(T1)	Modulo register (TMO	D1)	FFH	FFH
		Mode register (TM1)		0	0
		TOE1, TOUT F/F		0, 0	0, 0
Timer/ev	vent	Counter (T2)		0	0
counter	(T2)	Modulo register (TMO	02)	FFH	FFH
		High-level period settir register (TMOD2H)	ng modulo	FFH	FFH
		Mode register (TM2)		0	0
		TOE2, TOUT F/F		0, 0	0, 0
		REMC, NRZ, NRZB		0, 0, 0	0, 0, 0
		TGCE		0	0
Watch ti	mer	Mode register (WM)		0	0

Table 9-1.	Status of Each Hardware After Reset (1/2)
------------	---

	Hardware	RESET Signal Generation in the Standby Mode	RESET Signal Generation in Operation	
Serial interface	Shift register (SIO)	Held	Undefined	
	Operation mode register (CSIM)	0	0	
	SBI control register (SBIC)	0	0	
	Slave address register (SVA)	Held	Undefined	
Clock generator, Processor clock control register (PCC		0	0	
clock output	System clock control register (SCC)	0	0	
circuit	Clock output mode register (CLOM)	0	0	
Sub-oscillator cor	ntrol register (SOS)	0	0	
LCD controller/	Display mode register (LCDM)	0	0	
driver	Display control register (LCDC)	0	0	
	LCD/port selection register (LPS)	0	0	
Interrupt	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)	
function	Interrupt enable flag (IE×××)	0	0	
	Interrupt priority selection register (IPS)	0	0	
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0	
Digital port	Output buffer	Off	Off	
	Output latch	Cleared (0)	Cleared (0)	
	I/O mode registers (PMGA, B, C)	0	0	
	Pull-up resistor setting register (POGA, B)	0	0	
Bit sequential but	ifer (BSB0 to BSB3)	Held	Undefined	

Table 9-1.	Status of Each Hardware After Reset (2/2)	
	olatus of Each Hardware Alter Reset (2/2)	

10. MASK OPTION

The μ PD753108 has the following mask options.

- Mask options of P50 to P53
 - Selects whether or not to internally connect a pull-up resistor.
 - <1> Connect pull-up resistor internally in 1-bit units.
 - <2> Do not connect pull-up resistor internally.
- VLc0 to VLc2 pins, BIAS pin mask option Selects whether or not to internally connect LCD-driving split resistors.
 <1> Do not connect split resistor internally.
 <2> Connect four 10 kΩ (TYP.) split resistors simultaneously internally.
 <3> Connect four 100 kΩ (TYP.) split resistors simultaneously internally.
- Standby function mask option _____
 - Selects the wait time with the RESET signal.
 - <1> 2^{17} /fx (21.8 ms: @ fx = 6.0 MHz operation, 31.3 ms: @ fx = 4.19 MHz operation)
 - <2> 2^{15} /fx (5.46 ms: @ fx = 6.0 MHz operation, 7.81 ms: @ fx = 4.19 MHz operation)

11. INSTRUCTION SET

(1) Expression formats and description methods of operands

The operand is described in the operand column of each instruction in accordance with the description method for the operand expression format of the instruction. For details, refer to **RA75X Assembler Package Language User's Manual (U12385E)**. If there are several elements, one of them is selected. Capital letters and the + and – symbols are key words and are described as they are.

For immediate data, appropriate numbers and labels are described.

Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the register flags can be described. However, there are restrictions in the labels that can be described for fmem and pmem. For details, see **User's Manual**.

Expression Format	Description Method
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label ^{Note}
bit	2-bit immediate data or label
fmem	FB0H to FBFH, FF0H to FFFH immediate data or label
pmem	FC0H to FFFH immediate data or label
addr addr1 (Mk II mode only) caddr faddr	0000H to 0FFFH immediate data or label (μ PD753104) 0000H to 17FFH immediate data or label (μ PD753106) 0000H to 1FFFH immediate data or label (μ PD753108) 0000H to 0FFFH immediate data or label (μ PD753104) 0000H to 17FFH immediate data or label (μ PD753106) 0000H to 1FFFH immediate data or label (μ PD753108) 12-bit immediate data or label 11-bit immediate data or label
taddr	20H to 7FH immediate data (where bit $0 = 0$) or label
PORTn	Port 0 to Port 3, Port 5, Port 6, Port 8, Port 9
IExxx	IEBT, IET0 to IET2, IE0 to IE2, IE4, IECSI, IEW
RBn	RB0 to RB3
MBn	MB0, MB1, MB15

Note mem can be only used for even address in 8-bit data processing.

(2)	Legend in	explanation of operation
	A:	A register; 4-bit accumulator
	B:	B register
	C:	C register
	D:	D register
	E:	E register
	H:	H register
	L:	L register
	X:	X register
	XA:	XA register pair; 8-bit accumulator
	BC:	BC register pair
	DE:	DE register pair
	HL:	HL register pair
	XA':	XA' expanded register pair
	BC':	BC' expanded register pair
	DE':	DE' expanded register pair
	HL':	HL' expanded register pair
	PC:	Program counter
	SP:	Stack pointer
	CY:	Carry flag; bit accumulator
	PSW:	Program status word
	MBE:	Memory bank enable flag
	RBE:	Register bank enable flag
	PORTn:	Port n (n = 0 to 3, 5, 6, 8, 9)
	IME:	Interrupt master enable flag
	IPS:	Interrupt priority selection register
	IE×××:	Interrupt enable flag
	RBS:	Register bank selection register
	MBS:	Memory bank selection register
	PCC:	Processor clock control register
	.:	Separation between address and bit
	(××):	The contents addressed by $\times\!\!\times$
	××H:	Hexadecimal data

			1
*1	$MB = MBE \cdot MBS$		
	(MBS = 0, 1, 15)		
*2	MB = 0		
*3	MBE = 0 : MB =	0 (000H to 07FH)	
	MB =	15 (F80H to FFFH)	Data memory addressing
	MBE = 1 : MB =	MBS (MBS = 0, 1, 15)	
*4	MB = 15, fmem =	FB0H to FBFH, FF0H to FFFH	
*5	MB = 15, pmem =	= FC0H to FFFH	↓ ↓
*6	μPD753104	addr = 000H to FFFH	
	μPD753106	addr = 0000H to 17FFH	
	μPD753108	addr = 0000H to 1FFFH	
*7	addr = (Curren	t PC) – 15 to (Current PC) – 1	
	(Curren	t PC) + 2 to (Current PC) + 16	
	addr1 = (Curren	t PC) – 15 to (Current PC) – 1	
		t PC) + 2 to (Current PC) + 16	
*8	μPD753104	caddr = 000H to FFFH	
	μPD753106	caddr = 0000H to 0FFFH (PC12 = 0) or	Program memory addressing
		1000H to 17FFH ($PC_{12} = 1$)	
	μPD753108	caddr = 0000H to 0FFFH (PC12 = 0) or	
		1000H to 1FFFH ($PC_{12} = 1$)	
*9	faddr = 0000H to	07FFH	
*10	taddr = 0020H to	007FH	
*11	μPD753104	addr1 = 000H to FFFH	
	μPD753106	addr1 = 0000H to 17FFH	
	μPD753108	addr1 = 0000H to 1FFFH	1

(3) Explanation of symbols under addressing area column

Remarks 1. MB indicates memory bank that can be accessed.

- 2. In *2, MB = 0 independently of how MBE and MBS are set.
- 3. In *4 and *5, MB = 15 independently of how MBE and MBS are set.
- **4.** *6 to *11 indicate the areas that can be addressed.

(4) Explanation of number of machine cycles column

S denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of S varies as follows.

- When no skip is made: S = 0
- When the skipped instruction is a 1- or 2-byte instruction: S = 1
- When the skipped instruction is a 3-byte instruction^{Note}: S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock Φ (= tcy); time can be selected from among four types by setting PCC.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Transfer	MOV	A, #n4	1	1	$A \leftarrow n4$		String effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	$XA \leftarrow n8$		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftarrow (HL)$, then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	A \leftarrow (HL), then L \leftarrow L–1	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \gets (HL)$	*1	
		@HL, A	1	1	$(HL) \gets A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \gets (mem)$	*3	
		mem, A	2	2	$(mem) \gets A$	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	$A \gets reg$		
		XA, rp'	2	2	$XA \gets rp'$		
		reg1, A	2	2	$reg1 \leftarrow A$		
		rp'1, XA	2	2	rp'1 ← XA		
	ХСН	A, @HL	1	1	$A\longleftrightarrow(HL)$	*1	
		A, @HL+	1	2+S	$A \longleftrightarrow (HL)$, then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \longleftrightarrow (HL)$, then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	$A \longleftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA\longleftrightarrow(HL)$	*1	
		A, mem	2	2	$A \longleftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \longleftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \longleftrightarrow reg1$		
		XA, rp'	2	2	$XA \longleftrightarrow rp'$		

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Table MOV reference	MOVT	XA, @PCDE	1	3	●µPD753104 XA ← (PC11-8+DE)ROM		
					● µPD753106, 753108 ХА ← (PC12-8+DE)ком		
		XA, @PCXA	1	3	● µPD753104 ХА ← (PC11–в+ХА) _{ROM}		
					●µPD753106, 753108 XA ← (PC12-8+XA) _{ROM}		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM^{Note}}$	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}{}^{Note}$	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \gets (pmem_{72}\texttt{+}L_{32}\texttt{.bit}(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H+mem₃₋₀.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) \leftarrow CY	*4	
		pmem.@L, CY	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	$(H\text{+}mem_{3\text{-}0}.bit) \leftarrow CY$	*1	
Operation	ADDS	A, #n4	1	1+S	A ← A+n4		carry
		XA, #n8	2	2+S	XA ← XA+n8		carry
		A, @HL	1	1+S	$A \leftarrow A\text{+}(HL)$	*1	carry
		XA, rp'	2	2+S	$XA \leftarrow XA\text{+rp'}$		carry
		rp'1, XA	2	2+S	$rp'1 \leftarrow rp'1+XA$		carry
	ADDC	A, @HL	1	1	$A,CY \leftarrow A\text{+}(HL)\text{+}CY$	*1	
		XA, rp'	2	2	$XA, CY \gets XA\text{+}rp'\text{+}CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1+XA+CY$		
	SUBS	A, @HL	1	1+S	$A \leftarrow A\text{-}(HL)$	*1	borrow
		XA, rp'	2	2+S	$XA \leftarrow XA$ -rp'		borrow
		rp'1, XA	2	2+S	rp'1 ← rp'1–XA		borrow
	SUBC	A, @HL	1	1	$A,CY \leftarrow A\text{-}(HL)\text{-}CY$	*1	
		XA, rp'	2	2	$XA,CY \leftarrow XArp'CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1-XA-CY$		

Note Set "0" in B register if the μ PD753104 is used. Only lower one bit of B register will be valid if the μ PD753106 or 753108 is used.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Operation A	AND	A, #n4	2	2	$A \leftarrow A \land n4$		
		A, @HL	1	1	$A \leftarrow A \land (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \land XA$		
	OR	A, #n4	2	2	$A \leftarrow A \lor n4$		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \lor rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \lor XA$		
	XOR	A, #n4	2	2	A ← A v n4		
		A, @HL	1	1	$A \leftarrow A \not \forall (HL)$	*1	
		XA, rp'	2	2	XA ← XA ¥ rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 v XA		
Accumulator	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
manipulation	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment	INCS	reg	1	1+S	reg ← reg+1		reg = 0
and decrement		rp1	1	1+S	rp1 ← rp1+1		rp1 = 00H
		@HL	2	2+S	(HL) ← (HL)+1	*1	(HL) = 0
		mem	2	2+S	(mem) ← (mem)+1	*3	(mem) = 0
	DECS	reg	1	1+S	reg ← reg–1		reg = FH
		rp'	2	2+S	rp' ← rp'−1		rp' = FFH
Comparison	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A = reg		A = reg
		XA, rp'	2	2+S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	СҮ	1	1	CY ← 1		
manipulation	CLR1	СҮ	1	1	$CY \leftarrow 0$		
	SKT	СҮ	1	1+S	Skip if CY = 1		CY = 1
	NOT1	СҮ	1	1	$CY \leftarrow \overline{CY}$		

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Memory bit manipulation	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulation		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	(H+mem₃–₀.bit) ← 1	*1	
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	(fmem.bit) $\leftarrow 0$	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	$(H+mem_{3\rightarrow 0}.bit) \leftarrow 0$	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H+mem₃₋₀.bit) = 1	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2+S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2+S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit) = 0	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit) = 1 and clear	*1	(@H+mem.bit) = 1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \land (H\text{+mem}_{3\text{0.bit}})$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{72}\text{+}L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \lor (H\text{+}mem_{3\text{-}0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	$CY \leftarrow CY \forall$ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∨ (H+mem₃⊸₀.bit)	*1	

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BR ^{Note}	addr	-	_	 – μPD753104 PC₁₁₋₀ ← addr Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used. 		
					• μ PD753106, 753108 PC ₁₂₋₀ \leftarrow addr Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used.		
		addr1	-	-		*11	
					• μ PD753106, 753108 PC ₁₂₋₀ \leftarrow addr1 Select appropriate instruction from among BR !addr, BRA !addr1, BRCB !caddr and BR \$addr1 according to the assembler being used.		
		!addr	3	3	• μ PD753104 PC ₁₁₋₀ \leftarrow addr • μ PD753106, 753108 PC ₁₂₋₀ \leftarrow addr	*6	
		\$addr	1	2	• μ PD753104 PC ₁₁₋₀ \leftarrow addr • μ PD753106, 753108 PC ₁₂₋₀ \leftarrow addr	*7	
		\$addr1	1	2	• μ PD753104 PC ₁₁₋₀ \leftarrow addr1 • μ PD753106, 753108 PC ₁₂₋₀ \leftarrow addr1		

Note The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BR	PCDE	2	3	● μPD753104 PC11-0 ← PC11-8+DE		
					● μPD753106, 753108 PC ₁₂₋₀ ← PC ₁₂₋₈ +DE		
		РСХА	2	3	● μPD753104 PC ₁₁₋₀ ← PC ₁₁₋₈ +XA		
					● μPD753106, 753108 PC ₁₂₋₀ ← PC ₁₂₋₈ +XA		
		BCDE	2	3	• μ PD753104 PC ₁₁₋₀ \leftarrow BCDE ^{Note 1}	*6	
					● μPD753106, 753108 PC ₁₂₋₀ ← BCDE ^{Note 2}		
		BCXA	2	3	● μPD753104 PC ₁₁₋₀ ← BCXA ^{Note 1}	*6	
					● μPD753106, 753108 PC ₁₂₋₀ ← BCXA ^{Note 2}		
	BRA ^{Note 3}	!addr1	3	3	● μPD753104 PC ₁₁₋₀ ← addr1	*11	
					● μPD753106, 753108 PC ₁₂₋₀ ← addr1		
	BRCB	!caddr	2	2	● μPD753104 PC ₁₁₋₀ ← caddr ₁₁₋₀	*8	
					● μPD753106, 753108 PC ₁₂₋₀ ← PC ₁₂ +caddr ₁₁₋₀		
Subroutine stack control	CALLA ^{Note 3}	!addr1	3	3	• μ PD753104 (SP-2) $\leftarrow \times, \times, MBE, RBE$ (SP-6) (SP-3) (SP-4) $\leftarrow PC_{11-0}$ (SP-5) $\leftarrow 0, 0, 0, 0$ PC ₁₁₋₀ \leftarrow addr1, SP \leftarrow SP-6	*11	
					• μ PD753106, 753108 (SP-2) $\leftarrow \times, \times$, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, PC ₁₂ PC ₁₂₋₀ \leftarrow addr1, SP \leftarrow SP-6		

Notes 1. "0" must be set to B register.

- 2. Only lower one bit is valid in B register.
- **3.** The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	CALL ^{Note}	!addr	3	3	• μ PD753104 (SP-3) \leftarrow MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) \leftarrow PC ₁₁₋₀ PC ₁₁₋₀ \leftarrow addr, SP \leftarrow SP-4	*6	
					• μ PD753106, 753108 (SP-3) \leftarrow MBE, RBE, 0, PC ₁₂ (SP-4) (SP-1) (SP-2) \leftarrow PC ₁₁₋₀ PC ₁₂₋₀ \leftarrow addr, SP \leftarrow SP-4		
				4	• μ PD753104 (SP-2) $\leftarrow \times, \times, MBE, RBE$ (SP-6) (SP-3) (SP-4) $\leftarrow PC_{11-0}$ (SP-5) $\leftarrow 0, 0, 0, 0$ PC ₁₁₋₀ \leftarrow addr, SP \leftarrow SP-6		
					• μ PD753106, 753108 (SP-2) $\leftarrow \times, \times$, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, PC ₁₂ PC ₁₂₋₀ \leftarrow addr, SP \leftarrow SP-6		
	CALLF ^{Note}	!faddr	2	2	• μ PD753104 (SP-3) \leftarrow MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) \leftarrow PC ₁₁₋₀ PC ₁₁₋₀ \leftarrow 0+faddr, SP \leftarrow SP-4	*9	
					• μ PD753106, 753108 (SP-3) \leftarrow MBE, RBE, 0, PC ₁₂ (SP-4) (SP-1) (SP-2) \leftarrow PC ₁₁₋₀ PC ₁₂₋₀ \leftarrow 00+faddr, SP \leftarrow SP-4		
				3	• μ PD753104 (SP-2) $\leftarrow \times, \times, MBE, RBE$ (SP-6) (SP-3) (SP-4) $\leftarrow PC_{11-0}$ (SP-5) $\leftarrow 0, 0, 0, 0$ PC ₁₁₋₀ $\leftarrow 0$ +faddr, SP \leftarrow SP-6		
					• μ PD753106, 753108 (SP-2) $\leftarrow x, x, MBE, RBE$ (SP-6) (SP-3) (SP-4) $\leftarrow PC_{11-0}$ (SP-5) $\leftarrow 0, 0, 0, PC_{12}$ PC ₁₂₋₀ $\leftarrow 00$ +faddr, SP $\leftarrow SP$ -6		

Note The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RET ^{Note}		1	3	• μ PD753104 PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) MBE, RBE, 0, 0 \leftarrow (SP+1), SP \leftarrow SP+4		
					• μ PD753106, 753108 PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) MBE, RBE, 0, PC ₁₂ \leftarrow (SP+1), SP \leftarrow SP+4		
					• μ PD753104 ×, ×, MBE, RBE \leftarrow (SP+4) 0, 0, 0, 0, \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2), SP \leftarrow SP+6		
					• μ PD753106, 753108 ×, ×, MBE, RBE \leftarrow (SP+4) MBE, 0, 0, PC ₁₂ \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2), SP \leftarrow SP+6		
	RETS ^{Note}		1	3+S	• μ PD753104 MBE, RBE, 0, 0 \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) SP \leftarrow SP+4 then skip unconditionally		Unconditional
					• μ PD753106, 753108 MBE, RBE, 0, PC ₁₂ \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) SP \leftarrow SP+4 then skip unconditionally		
					• μ PD753104 0, 0, 0, 0 \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) ×, ×, MBE, RBE \leftarrow (SP+4) SP \leftarrow SP+6 then skip unconditionally		
					• μ PD753106, 753108 0, 0, 0, PC ₁₂ \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) ×, ×, MBE, RBE \leftarrow (SP+4) SP \leftarrow SP+4 then skip unconditionally		

Note The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RETINote 1		1	3	• μ PD753104 MBE, RBE, 0, 0 \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) PSW \leftarrow (SP+4) (SP+5), SP \leftarrow SP+6		
					• μ PD753106, 753108 MBE, RBE, 0, PC ₁₂ \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) PSW \leftarrow (SP+4) (SP+5), SP \leftarrow SP+6	-	
					• μ PD753104 0, 0, 0, 0 \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) PSW \leftarrow (SP+4) (SP+5), SP \leftarrow SP+6		
					• μ PD753106, 753108 0, 0, 0, PC ₁₂ \leftarrow (SP+1) PC ₁₁₋₀ \leftarrow (SP) (SP+3) (SP+2) PSW \leftarrow (SP+4) (SP+5), SP \leftarrow SP+6		
	PUSH	rp	1	1	$(SP-1)\ (SP-2) \gets rp,\ SP \gets SP-2$		
		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP+1) (SP), SP \leftarrow SP+2$		
		BS	2	2	$MBS \leftarrow (SP+1), RBS \leftarrow (SP), SP \leftarrow SP+2$		
Interrupt control	EI		2	2	IME (IPS.3) ← 1		
Control		IExxx	2	2	$IE \times \times \leftarrow 1$		
	DI		2	2	IME (IPS.3) ← 0		
		IExxx	2	2	$ E \times \times \leftarrow 0$		
Input/output	INNote 2	A, PORTn	2	2	A ← PORTn (n = 0 to 3, 5, 6, 8, 9)		
		XA, PORTn	2	2	$XA \leftarrow PORTn+1, PORTn$ (n = 8)		
	OUTNote 2	PORTn, A	2	2	PORTn ← A (n = 3, 5, 6, 8, 9)		
		PORTn, XA	2	2	PORTn+1, PORTn \leftarrow XA (n = 8)		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 \leftarrow 1)		
	STOP		2	2	Set STOP Mode (PCC.3 \leftarrow 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	$RBS \gets n \qquad \qquad (n = 0 \text{ to } 3)$		
		MBn	2	2	$MBS \leftarrow n \qquad (n = 0, 1, 15)$		

Notes 1. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1, and MBS must be set to 15.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Special	GETINotes 1, 2	taddr	1	3	• μ PD753104 • When TBR instruction PC ₁₁₋₀ \leftarrow (taddr) ₃₋₀ + (taddr+1)	*10	
					• When TCALL instruction $(SP-4) (SP-1) (SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, 0, 0$ $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr+1)$ $SP \leftarrow SP-4$	-	
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
					 		
					• When TCALL instruction $(SP-4) (SP-1) (SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, 0, PC_{12}$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr+1)$ $SP \leftarrow SP-4$	-	
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.	-	Depending on the reference instruction
				3	 μPD753104 When TBR instruction PC₁₁₋₀ ← (taddr)₃₋₀ + (taddr+1) 	*10	
				4	• When TCALL instruction $\begin{array}{l} (SP-6) (SP-3) (SP-4) \leftarrow PC_{11-0} \\ (SP-5) \leftarrow 0, 0, 0, 0 \\ (SP-2) \leftarrow \times, \times, MBE, RBE \\ PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr+1) \\ SP \leftarrow SP-6 \end{array}$		
				3	 When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed. 		Depending on the reference instruction
				3	 		
				4	• When TCALL instruction (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, PC ₁₂ (SP-2) $\leftarrow \times, \times, MBE, RBE$ PC ₁₂₋₀ \leftarrow (taddr) ₄₋₀ + (taddr+1) SP \leftarrow SP-6		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction

Notes 1. The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.

2. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

12. ELECTRICAL SPECIFICATIONS

Parameter	Symbol		Test Conditions	Rating	Unit
Supply voltage	Vdd			-0.3 to +7.0	V
Input voltage	VI1	Except p	port 5	-0.3 to V _{DD} + 0.3	V
	Vı2	Port 5	On-chip pull-up resistor	-0.3 to V _{DD} + 0.3	V
			When N-ch open-drain	-0.3 to +14	V
Output voltage	Vo			-0.3 to VDD + 0.3	V
Output current, high	Іон	Per pin		-10	mA
		Total of	all pins	-30	mA
Output current, low	Iol	Per pin		30	mA
		Total of	all pins	220	mA
Operating ambient temperature	TA			-40 to +85 ^{Note}	°C
Storage temperature	Tstg			-65 to +150	°C

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$)

Note When LCD is driven in normal mode: $T_A = -10$ to $+85^{\circ}C$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

CAPACITANCE ($T_A = 25^{\circ}C$, $V_{DD} = 0 V$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю				15	pF

Resonator	Recommended Constant	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2	Oscillation		1.0		6.0 ^{Note 2}	MHz
resonator		frequency (fx) ^{Note 1}					
	$C_1 \stackrel{III}{=} \stackrel{IIII}{=} C_2$	Oscillation	After VDD reaches oscil-			4	ms
	VDD	stabilization time ^{Note 3}	lation voltage range MIN.				
Crystal	X1 X2	Oscillation		1.0		6.0 ^{Note 2}	MHz
resonator		frequency (fx) ^{Note 1}					
		Oscillation	VDD = 4.5 to 5.5 V			10	ms
	'' VDD	stabilization time ^{Note 3}	VDD = 1.8 to 5.5 V			30	
External		X1 input		1.0		6.0 ^{Note 2}	MHz
clock	X1 X2	frequency (fx) ^{Note 1}					
	Å Å	X1 input high-/low-level width (txH, txL)		83.3		500	ns

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

- **Notes 1.** The oscillation frequency and X1 input frequency indicate only oscillator characteristics. Refer to the AC Characteristics for instruction execution time.
 - 2. When the oscillation frequency is 4.19 MHz < fx \le 6.0 MHz at 1.8 V \le V_{DD} < 2.7 V, setting the processor clock control register (PCC) to 0011 results in 1 machine cycle time being less than the required 0.95 μ s. Therefore, set PCC to a value other than 0011.
 - 3. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD or releasing the STOP mode.
- Caution When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as VDD.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.

Resonator	Recommended Constant	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2	Oscillation		32	32.768	35	kHz
resonator	R	frequency (fxT)Note 1					
	$C3 = \square = C4$	Oscillation	V _{DD} = 4.5 to 5.5 V		1.0	2	s
		stabilization time ^{Note 2}	V _{DD} = 1.8 to 5.5 V			10	
External		XT1 input frequency		32		100	kHz
clock	XT1 XT2	(fxT) ^{Note 1}					
		XT1 input high-/low-		5		15	μs
		level width (tхтн, tхт∟)					

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 2. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD.

Caution When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as VDD.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

The subsystem clock oscillator is designed as a low-amplification circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Remark For the resonator selection and oscillator constant of the subsystem clock, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

RECOMMENDED OSCILLATOR CONSTANT

Ceramic Resonator ($T_A = -20$ to $+85^{\circ}C$)

Manufacturer	Product Name	Frequency (MHz)		llator Int (pF)		lation ange (Vdd)	Remarks
			C1	C2	MIN.	MAX.	
Kyocera	KBR-1000F/Y	1.0	100	100	1.8	5.5	—
Corporation	KBR-2.0MS	2.0	82	82	2.2		
	KBR-4.19MSA	4.19	33	33	1.8		
	KBR-4.19MKS		_	_	-		On-chip capacitor product
	PBRC 4.19A]	33	33			
	PBRC 4.19B		_	_			On-chip capacitor product
	KBR-6.0MSA	6.0	33	33			
	KBR-6.0MKS		_	_			On-chip capacitor product
	PBRC 6.00A]	33	33]		
	PBRC 6.00B		_	_			On-chip capacitor product

***** Ceramic Resonator (T_A = -40 to $+85^{\circ}$ C)

Manufacturer	Product Name	Frequency (MHz)				lation ange (VDD)	Remarks
			C1	C2	MIN.	MAX.	
ток	CCR1000K2	1.0	150	150	2.0	5.5	—
	CCR2.0MC33	2.0	_	_	1.8		On-chip capacitor
	FCR4.19MC5	4.19					product
	CCR4.19MC3	-					
	FCR6.0MC5	6.0			2.0		
	CCR6.0MC3]			2.2		


Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

Ceramic Resonator

Manufacturer	Product Name	Frequency (MHz)	Oscillator Constant (pF)		Oscillation Voltage Range (VDD)		Remarks
			C1	C2	MIN.	MAX.	
Murata Mfg. Co., Ltd.	CSB1000J	1.0	100	100	2.4	5.5	$T_{A} = -20 \text{ to } +80^{\circ}\text{C}$ $Rd = 5.6 \text{ k}\Omega^{\text{Note}}$
	CSA2.00MG	2.0	30	30	1.8		T _A = −20 to +80°C
	CSTCC2M00G56-R0		_	_	1		$T_{A} = -40$ to +85°C,
	CSTLS2M00G56-B0						On-chip capacitor produc
	CSA3.00MG	3.0	30	30			$T_{A} = -20 \text{ to } +80^{\circ}\text{C}$
	CSTCC3M00G56-R0		_	_			$T_{A} = -40 \text{ to } +85^{\circ}\text{C},$
	CSTLS3M00G56-B0						On-chip capacitor produc
	CSTCR4M00G55-R0	4.0					
	CSTLS4M00G56-B0						
	CSA4.19MG	4.19	30	30			T _A = −20 to +80°C
	CSTCR4M19G55-R0		_	_			$T_{A} = -40 \text{ to } +85^{\circ}\text{C},$
	CSTLS4M19G56-B0						On-chip capacitor produc
	CSA5.00MG	5.0	30	30	2.2		T _A = −20 to +80°C
	CSA5.00MGU				1.8		
	CSTCR5M00G53-R0		_	_			$T_{A} = -40 \text{ to } +85^{\circ}\text{C},$
	CSTLS5M00G53-B0						On-chip capacitor produc
	CSA6.00MG	6.0	30	30	2.5		T _A = −20 to +80°C
	CSA6.00MGU				1.8		
	CSTCR6M00G53-R0		_	_			$T_{A} = -40 \text{ to } +85^{\circ}\text{C},$
	CSTLS6M00G53-B0						On-chip capacitor produc

Note If using the CSB1000J (1.0 MHz) ceramic resonator manufactured by Murata Mfg. Co., Ltd., a limiting resistor (Rd = 5.6 k Ω) is required (see figure below). A limiting resistor is not required if using the other recommended resonators.

Recommended Main System Clock Circuit Example (using Murata Mfg. Co., Ltd. CSB1000J)



Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

Crystal Resonator

Manufacturer	Product Name	Frequency (MHz)	Oscillator Constant (pF)		Oscillation Voltage Range (VDD)		Remarks
			C1	C2	MIN.	MAX.	
Kinseki	HC-49/U	2.0	15	15	1.8	5.5	$T_{A} = -20 \text{ to } +70^{\circ}\text{C}$
		4.19					
		6.0			2.5	5.5	
	HC-49/U-S	4.19			1.8	5.5	$T_{A} = -10 \text{ to } +70^{\circ}\text{C}$
		6.0			2.5	5.5	

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

DC CHARACTERISTICS (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol		Test Conditions	3	MIN.	TYP.	MAX.	Unit
Output current, low	Iol	Per pin					15	mA
		Total of all pins					150	mA
Input voltage, high	VIH1	Ports 2, 3, 8, 9		$2.7 \le V_{DD} \le 5.5 V$	0.7Vdd		Vdd	V
				$1.8 \leq V_{DD} < 2.7 V$	0.9Vdd		Vdd	V
	VIH2	Ports 0, 1, 6, R	ESET	$2.7 \le V_{DD} \le 5.5 V$	0.8Vdd		Vdd	V
				$1.8 \leq V_{DD} < 2.7 V$	0.9Vdd		Vdd	V
	Vінз	Port 5	On-chip pull-up	$2.7 \le V_{DD} \le 5.5 V$	0.7Vdd		Vdd	V
			resistor	$1.8 \leq V_{DD} < 2.7 V$	0.9Vdd		Vdd	V
			When N-ch	$2.7 \le V_{DD} \le 5.5 V$	0.7Vdd		13	V
			open-drain	$1.8 \leq V_{DD} < 2.7 V$	0.9Vdd		13	V
	VIH4	X1, XT1			Vdd-0.1		Vdd	V
Input voltage, low	VIL1	Ports 2, 3, 5, 8	, 9	$2.7 \leq V_{\text{DD}} \leq 5.5 \text{ V}$	0		0.3Vdd	V
				$1.8 \le V_{DD} < 2.7 V$	0		0.1Vdd	V
	VIL2	Ports 0, 1, 6, R	ESET	$2.7 \le V_{DD} \le 5.5 V$	0		0.2Vdd	V
				$1.8 \leq V_{DD} < 2.7 V$	0		0.1Vdd	V
	VIL3	X1, XT1			0		0.1	V
Output voltage, high	Vон	SCK, SO, ports	; 2, 3, 6, 8, 9 І он =	–1.0 mA	Vdd-0.5			V
Output voltage, low	Vol1	SCK, SO, ports	3 2, 3, 5, 6, 8, 9	lo∟ = 15 mA,		0.2	2.0	V
				V _{DD} = 4.5 to 5.5 V				
				lo∟ = 1.6 mA			0.4	V
	ut voltage, high Voн SCK ut voltage, low VoL1 SCK VoL2 SB0, t leakage ILIH1 VIN =	SB0, SB1 N-ch open-drain pull-up resistor $\ge 1 \ k\Omega$				0.2Vdd	V	
Input lookogo	1	Mar Mar					2	۵
		Vin = Vdd	Pins other than 2	X1, X11			3	μA
current, high		N/ 10.1/	X1, XT1				20	μA
	Іцнз	VIN = 13 V	Port 5 (When N-	. ,			20	μΑ
Input leakage		$V_{IN} = 0 V$	Pins other than 2	x1, X11, port 5			-3	μA
current, low			X1, XT1				-20	μA
	Ilil3	Port 5 (When N-ch oper When input instruction is		· ,			-3	μA
			Port 5 (When N-ch	V _{DD} = 1.8 to 5.5 V			-30	μA
			open-drain) When input			-10	-27	μA
Output la cha su			instruction is executed	$V_{DD} = 3.0 V$		-3	-8	μA
Output leakage current, high	ILOH1	Vout = Vdd	port 5 (On-chip)	B1, ports 2, 3, 6, 8, 9, pull-up resistor)			3	μA
	ILOH2	Vоит = 13 V	Port 5 (When N-	ch open-drain)			20	μΑ
Output leakage current, low	Ilol	Vout = 0 V					-3	μA
On-chip pull-up resistor	RL1	V IN = 0 V	Ports 0 to 3, 6, 8 (Excluding P00)		50	100	200	kΩ
	RL2			sk option is selected)	15	30	60	kΩ

Symbol **Test Conditions** MIN. TYP. MAX. Unit Parameter LCD drive voltage VLCD VAC0 = 0 $T_{A} = -40 \text{ to } +85^{\circ}\text{C}$ 2.7 Vdd V $T_{A} = -10 \text{ to } +85^{\circ}\text{C}$ 2.2 Vdd V VAC0 = 11.8 Vdd V VAC current^{Note 1} VAC $VAC0 = 1, V_{DD} = 2.0 V \pm 10\%$ 1 4 μA LCD split resistorNote 2 RLCD1 50 100 200 kΩ 5 10 20 kΩ RLCD2 VLCD0 = VLCD LCD output voltage Vodc $I_0 = \pm 1.0 \ \mu A$ 0 ±0.2 V deviationNote 3 (common) $V_{LCD1} = V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD} \times 1/3$ $1.8~V \le V_{\text{LCD}} \le V_{\text{DD}}$ $I_0 = \pm 5.0 \ \mu A$ $V_{LCD0} = V_{LCD}$ 0 ± 0.2 V $V_{LCD1} = V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD} \times 1/3$ $2.2~V \leq V_{\text{LCD}} \leq V_{\text{DD}}$ $V_{LCD0} = V_{LCD}$ 0 V LCD output voltage Vods $I_0 = \pm 0.5 \ \mu A$ ±0.2 deviation^{Note 3} (segment) $V_{LCD1} = V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD} \times 1/3$ $1.8 V \leq V_{LCD} \leq V_{DD}$ $I_0 = \pm 1.0 \ \mu A$ $V_{LCD0} = V_{LCD}$ 0 V ±0.2 $V_{LCD1} = V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD} \times 1/3$ $2.2~V \leq V_{\text{LCD}} \leq V_{\text{DD}}$ Supply current Note 4 6.0 MHz^{Note 5} $V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 6}}$ 1.9 6.0 mΑ DD1 $V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 7}}$ Crystal oscillation 0.4 1.3 mΑ HALT mode | VDD = 5.0 V ±10% DD2 C1 = C2 = 22 pF0.72 2.1 mΑ $V_{DD} = 3.0 V \pm 10\%$ 0.27 0.8 mΑ 4.19 MHz^{Note 5} $V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 6}}$ 4.0 DD1 1.5 mΑ Crystal oscillation $V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 7}}$ 0.25 0.75 mΑ C1 = C2 = 22 pFHALT mode $V_{DD} = 5.0 V \pm 10\%$ 0.7 DD2 2.0 mΑ $V_{DD} = 3.0 V \pm 10\%$ 0.23 0.7 mΑ **I**DD3 32.768 kHzNote 8 Low-voltage $V_{DD} = 3.0 V \pm 10\%$ 12 35.0 μΑ mode^{Note 9} Crystal oscillation $V_{DD} = 2.0 V \pm 10\%$ 4.5 12.0 μΑ $V_{DD} = 3.0 V, T_{A} = 25^{\circ}C$ 12 24.0 μΑ $V_{DD} = 3.0 V \pm 10\%$ Low current consump-6.0 18.0 μΑ tion mode^{Note 10} $V_{DD} = 3.0 \text{ V}, \text{ } \text{T}_{\text{A}} = 25^{\circ}\text{C}$ 6.0 12.0 μΑ VDD = 3.0 V ±10% μΑ HALT mode Low-8.5 25 VDD = 2.0 V ±10% μΑ 3.0 9.0 voltage mode^{Note 9} VDD = 3.0 V, TA = 25°C 8.5 17 μΑ Low current $V_{DD} = 3.0 V \pm 10\%$ 3.5 12 μΑ consumption mode^{Note 10} $V_{DD} = 3.0 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}$ 7.0 3.5 μΑ $XT1 = 0 V^{Note 11}$ $V_{DD} = 5.0 V \pm 10\%$ DD5 0.05 10 μΑ STOP mode $V_{DD} = 3.0 V$ $T_A = -40$ to $+85^{\circ}C$ 0.02 5.0 μΑ ±10% $T_A = 25^{\circ}C$ 0.02 3.0 μΑ


DC CHARACTERISTICS ($T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 1.8$ to 5.5 V)

- **Notes 1.** Clear VAC0 to 0 in the low current consumption mode and STOP mode. When VAC0 is set to 1, the current increases by about 1 μ A.
 - 2. Either R_{LCD1} or R_{LCD2} can be selected by the mask option.
 - **3.** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (VLCDn; n = 0, 1, 2).
 - 4. Not including currents flowing in on-chip pull-up resistors or LCD split resistors.
 - 5. Including oscillation of the subsystem clock.
 - 6. When the processor clock control register (PCC) is set to 0011 and the device is operated in the high-speed mode.
 - 7. When PCC is set to 0000 and the device is operated in the low-speed mode.
 - **8.** When the system clock control register (SCC) is set to 1001 and the device is operated on the subsystem clock, with main system clock oscillation stopped.
 - 9. When the sub-oscillator control register (SOS) is set to 0000.
 - **10.** When the SOS is set to 0010.
 - **11.** When the SOS is set to 00×1, and the sub-oscillator feedback resistor is not used (×: don't care).

Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle	tcy	Operating on	VDD = 2.7 to 5.5 V	0.67		64	μs
time ^{Note 1}		main system clock	VDD = 1.8 to 5.5 V	0.95		64	μs
(minimum instruction execution		Operating on subsystem cl	ock	114	122	125	μs
time = 1 machine cycle)							ĺ
TI0, TI1, TI2 input	f⊤ı	VDD = 2.7 to 5.5 V		0		1.0	MHz
frequency		V _{DD} = 1.8 to 5.5 V		0		275	kHz
TI0, TI1, TI2 input	t⊤iн, t⊤i∟	V _{DD} = 2.7 to 5.5 V		0.48			μs
high-/low-level width		V _{DD} = 1.8 to 5.5 V	0 0.4 1. IM02 = 0 Not				μs
Interrupt input high-/	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level width			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0 to KR3		10			μs
RESET low-level width	trsl			10			μs

AC CHARACTERISTICS (TA = -40 to $+85^{\circ}$ C, V_{DD} = 1.8 to 5.5 V)

- Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC) and the processor clock control register (PCC). The figure at the right indicates the cycle time tcy versus supply voltage VDD characteristic with the main system clock operating.
 - 2. 2tcy or 128/fx is set by setting the interrupt mode register (IM0).



SERIAL TRANSFER OPERATION

2-Wire and 3-Wire Serial I/O Modes (SCK...Internal Clock Output): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
SCK cycle time	t ксү1	V _{DD} = 2.7 to 5.5 V					ns
		V _{DD} = 1.8 to 5.5 V		3800			ns
SCK high-/low-level	tк∟1, tкн1	V _{DD} = 2.7 to 5.5 V					ns
width		VDD = 1.8 to 5.5 V					ns
SI ^{Note 1} setup time	tsik1	V _{DD} = 2.7 to 5.5 V					ns
(to SCK↑)		V _{DD} = 1.8 to 5.5 V					ns
SI ^{Note 1} hold time	tksi1	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
(from SCK↑)		V _{DD} = 1.8 to 5.5 V		600			ns
Delay time from $\overline{SCK}\downarrow$	tkso1	$R_{L} = 1 \ k\Omega$, Note 2	V _{DD} = 2.7 to 5.5 V	0		250	ns
to SO ^{Note 1} output		C∟ = 100 pF	V _{DD} = 1.8 to 5.5 V	0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. R_{L} and C_{L} are the load resistance and load capacitance of the SO output line.

2-Wire and 3-Wire Serial I/O Modes (SCKExternal Clock Input): (T _A = -40 to +85°C, V _{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
SCK cycle time	tксү2	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$					ns
		V _{DD} = 1.8 to 5.5 V		3200			ns
SCK high-/low-level	tkl2, tkH2	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
width		VDD = 1.8 to 5.5 V		1600			ns
SI ^{Note 1} setup time	tsik2	V _{DD} = 2.7 to 5.5 V					ns
(to SCK [↑])		Vbb = 2.7 to 5.5 V Vbb = 1.8 to 5.5 V					ns
SI ^{Note 1} hold time	tksi2	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK [↑])		V _{DD} = 1.8 to 5.5 V		600			ns
Delay time from $\overline{\mathrm{SCK}}\downarrow$	tĸso2	$R_{L} = 1 \ k\Omega$, Note 2	V _{DD} = 2.7 to 5.5 V	0		300	ns
to SO ^{Note 1} output		C∟ = 100 pF	V _{DD} = 1.8 to 5.5 V	0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. R_{L} and C_{L} are the load resistance and load capacitance of the SO output line.

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксүз	V _{DD} = 2.7 to 5.5 V	1300			ns	
		V _{DD} = 1.8 to 5.5 V		3800			ns
SCK high-/low-level	tк∟з, tкнз	V _{DD} = 2.7 to 5.5 V		tксүз/2-50			ns
width		V _{DD} = 1.8 to 5.5 V		tксүз/2–150			ns
SB0, 1 setup time	tsiкз	V _{DD} = 2.7 to 5.5 V		150			ns
(to SCK↑)		VDD = 1.8 to 5.5 V		500			ns
SB0, 1 hold time (from \overline{SCK})	tหรเง			tксүз/2			ns
Delay time from $\overline{\mathrm{SCK}}\downarrow$	tкsoз	$R_{L} = 1 \ k\Omega,$ Note	V _{DD} = 2.7 to 5.5 V	0		250	ns
to SB0, 1 output		C∟ = 100 pF	V _{DD} = 1.8 to 5.5 V	0		1000	ns
SB0, 1↓ from SCK↑	tкsв			tксүз			ns
$\overline{\text{SCK}}\downarrow$ from SB0, 1 \downarrow	tsвк			tксүз			ns
SB0, 1 low-level width	tsв∟			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns


SBI Mode (SCK...Internal Clock Output (Master)): (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Note RL and CL are the load resistance and load capacitance of the SB0, SB1 output line.


Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	t ксү4	V _{DD} = 2.7 to 5.5 V	800			ns	
		V _{DD} = 1.8 to 5.5 V		3200			ns
SCK high-/low-level	tĸl4, tĸh4	VDD = 2.7 to 5.5 V		400			ns
width		V _{DD} = 1.8 to 5.5 V		1600			ns
SB0, 1 setup time	tsik4	V _{DD} = 2.7 to 5.5 V	100			ns	
(to SCK↑)		VDD = 1.8 to 5.5 V	150			ns	
SB0, 1 hold time (from \overline{SCK})	tksi4			tксү4/2			ns
Delay time from $\overline{SCK}\downarrow$	tkso4	$R_{L} = 1 \ k\Omega,$ Note	V _{DD} = 2.7 to 5.5 V	0		300	ns
to SB0, 1 output		C∟ = 100 pF	V _{DD} = 1.8 to 5.5 V	0		1000	ns
SB0, 1↓ from SCK↑	tкsв			tксү4			ns
SCK↓ from SB0, 1↓	tsвк			tксү4			ns
SB0, 1 low-level width	tsвL			tксү4			ns
SB0, 1 high-level width	tsвн			tксү4			ns

Note R_L and C_L are the load resistance and load capacitance of the SB0, SB1 output line.

AC Timing Test Point (Excluding X1, XT1 inputs)




TIO, TI1, TI2 Timing




Serial Transfer Timing

3-wire serial I/O mode




2-wire serial I/O mode




Serial Transfer Timing


Bus release signal transfer




Command signal transfer



Interrupt input timing



```
RESET input timing
```



DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS

$(T_A = -40 \text{ to } +85^{\circ}C)$


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.8		5.5	V
Release signal set time	tSREL		0			μs
Oscillation stabilization	t WAIT	Release by RESET		Note 2		ms
wait time ^{Note 1}		Release by interrupt request		Note 3		ms

Notes 1. The oscillation stabilization wait time is the time during which the CPU operation is stopped to prevent unstable operation at the oscillation start.


- **2.** Either $2^{17}/fx$ or $2^{15}/fx$ can be selected by the mask option.
- 3. Depends on the basic interval timer mode register (BTM) settings (see the table below).

BTM3	BTM2	BTM1	BTM0	Wait Time		
				fx = at 4.19 MHz	fx = at 6.0 MHz	
—	0	0	0	2 ²⁰ /fx (approx. 250 ms)	2 ²⁰ /fx (approx. 175 ms)	
—	0	1	1	2 ¹⁷ /fx (approx. 31.3 ms)	2 ¹⁷ /fx (approx. 21.8 ms)	
-	1	0	1	2 ¹⁵ /fx (approx. 7.81 ms)	2 ¹⁵ /fx (approx. 5.46 ms)	
_	1	1	1	2 ¹³ /fx (approx. 1.95 ms)	2 ¹³ /fx (approx. 1.37 ms)	


Data Retention Timing (STOP Mode Release by RESET)



Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)




13. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)




IDD VS VDD (Main System Clock: 6.0 MHz Crystal Resonator)


Supply voltage V_{DD} (V)




IDD VS VDD (Main System Clock: 4.19 MHz Crystal Resonator)




Іон vs Vod—Voн (Ports 2, 3, 6, 8 and 9)








14. PACKAGE DRAWINGS

64-PIN PLASTIC QFP (14x14)










NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.6±0.4
В	14.0±0.2
С	14.0±0.2
D	17.6±0.4
F	1.0
G	1.0
Н	$0.37^{+0.08}_{-0.07}$
I	0.15
J	0.8 (T.P.)
К	1.8±0.2
L	0.8±0.2
М	$0.17\substack{+0.08\\-0.07}$
N	0.10
Р	2.55±0.1
Q	0.1±0.1
R	5°±5°
S	2.85 MAX.
	P64GC-80-AB8-5

 \star

64-PIN PLASTIC LQFP (14x14)




NOTE


Each lead centerline is located within 0.20 mm of its true position (T.P.) at maximum material condition.


A	17.2±0.2
В	14.0±0.2
С	14.0±0.2
D	17.2±0.2
F	1.0
G	1.0
н	$0.37\substack{+0.08 \\ -0.07}$
I	0.20
J	0.8 (T.P.)
K	1.6±0.2
L	0.8
М	$0.17\substack{+0.03 \\ -0.06}$
Ν	0.10
Р	1.4±0.1
Q	0.127±0.075
R	3° ^{+4°} -3°
S	1.7 MAX.
T	0.25
U	0.886±0.15
	P64GC-80-8BS

64-PIN PLASTIC LQFP (12x12)



detail of lead end






NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	14.8±0.4
В	12.0±0.2
С	12.0±0.2
D	14.8±0.4
F	1.125
G	1.125
Н	0.32±0.08
I	0.13
J	0.65 (T.P.)
К	1.4±0.2
L	0.6±0.2
М	$0.17\substack{+0.08 \\ -0.07}$
Ν	0.10
Р	1.4±0.1
Q	0.125±0.075
R	5°±5°
S	1.7 MAX.
	P64GK-65-8A8-3

 \star

64-PIN PLASTIC TQFP (12x12)



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

В	12.0±0.2
С	12.0±0.2
D	14.0±0.2
F	1.125
G	1.125
Н	$0.32^{+0.06}_{-0.10}$
I	0.13
J	0.65 (T.P.)
к	1.0±0.2
L	0.5
М	$0.17\substack{+0.03 \\ -0.07}$
N	0.10
Р	1.0
Q	0.1±0.05
R	3° ^{+4°} -3°
S	1.1±0.1
Т	0.25
U	0.6±0.15
	P64GK-65-9ET-3

15. RECOMMENDED SOLDERING CONDITIONS

The μ PD753108 should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions, refer to the document **Semiconductor Device Mounting**

Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 15-1. Surface Mounting Type Soldering Conditions (1/2)

(1) μPD753104GC-xxx-AB8: 64-pin plastic QFP (14 × 14) μPD753106GC-xxx-AB8: 64-pin plastic QFP (14 × 14) μPD753108GC-xxx-AB8: 64-pin plastic QFP (14 × 14)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C min.), Count: Three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C min.), Count: Three times or less	VP15-00-3
Wave soldering	Solder temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

Caution Do not use different soldering methods together (except for partial heating).

 * (2) μPD753104GC-xxx-8BS: 64-pin plastic LQFP (14 × 14) μPD753106GC-xxx-8BS: 64-pin plastic LQFP (14 × 14) μPD753108GC-xxx-8BS: 64-pin plastic LQFP (14 × 14) μPD753104GK-xxx-8A8: 64-pin plastic LQFP (12 × 12) μPD753106GK-xxx-8A8: 64-pin plastic LQFP (12 × 12) μPD753108GK-xxx-8A8: 64-pin plastic LQFP (12 × 12)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C min.), Count: Two times or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C min.), Count: Two times or less	VP15-00-2
Wave soldering	Solder temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

Caution Do not use different soldering methods together (except for partial heating).

Table 15-1. Surface Mounting Type Soldering Conditions (2/2)

(3) μPD753104GK-xxx-9ET: 64-pin plastic TQFP (12 × 12) μPD753106GK-xxx-9ET: 64-pin plastic TQFP (12 × 12) μPD753108GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C min.), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C min.), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. μ PD75308B, 753108 AND 75P3116 FUNCTIONAL LIST

Parameter		μPD75308B	μPD753108	μPD75P3116	
Program memory		Mask ROM 0000H to 1F7FH (8064 × 8 bits)	Mask ROM 0000H to 1FFFH (8192 × 8 bits)	One-time PROM 0000H to 3FFFH (16384 × 8 bits)	
Data memory		000H to 1FFH (512 × 4 bits)			
CPU		75X Standard 75XL CPU			
Instruction execution	When main system clock is selected	0.95, 1.91, 15.3 μs (during 4.19 MHz operation)	 0.95, 1.91, 3.81, 15.3 μs (during 4.19 MHz operation) 0.67, 1.33, 2.67, 10.7 μs (during 6.0 MHz operation) 		
time	When subsystem clock is selected	122 μs (during 32.768 kHz ope	ration)		
Stack	SBS register	None	SBS.3 = 1: Mk I mode selectio SBS.3 = 0: Mk II mode selectio		
	Stack area	000H to 0FFH	000H to 1FFH		
	Subroutine call instruction stack operation	2-byte stack	When Mk I mode: 2-byte stack When Mk II mode: 3-byte stack		
Instruction	BRA !addr1 CALLA !addr1	Unavailable	When Mk I mode: unavailable When Mk II mode: available		
	MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA		Available		
	CALL !addr	3 machine cycles	Mk I mode: 3 machine cycles, Mk II mode: 4 machine cycles		
	CALLF !faddr	2 machine cycles	Mk I mode: 2 machine cycles, Mk II mode: 3 machine cycles		
I/O port	CMOS input	8	8		
	CMOS input/output	16	20		
	Bit port output	8	0		
	N-ch open-drain input/output	8	4		
	Total	40	32		
LCD controller/driver		Segment selection: 24/28/32 segments (can be changed to CMOS input/output port in 4 time- unit; max. 8)	Segment selection: 16/20/24 s (can be changed to CMOS input max. 8)	-	
		Display mode selection: static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1/3 duty (1/3 bias) 1/4 duty (1/3 bias)			
		On-chip split resistor for LCD driver can be specified by using mask option.		No on-chip split resistor for LCD driver	
Timer		3 channels • Basic interval timer: 1 channel • 8-bit timer/event counter: 1 channel • Watch timer: 1 channel	 5 channels Basic interval timer/watchdog timer: 1 channel 8-bit timer/event counter: 3 channels (can be used as 16-bit timer/event counter) Watch timer: 1 channel 		

	Parameter	μ PD75308B	μPD753108	μPD75P3116	
Clock output (PCL)		 Φ, 524, 262, 65.5 kHz (Main system clock: during 4.19 MHz operation) 	 Φ, 524, 262, 65.5 kHz (Main system clock: during 4.19 MHz operation) Φ, 750, 375, 93.8 kHz (Main system clock: during 6.0 MHz operation) 		
BUZ output (BUZ)		2 kHz (Main system clock: during 4.19 MHz operation)	 2, 4, 32 kHz (Main system clock: during 4.19 MHz operation or subsystem clock: during 32.768 kHz operation) 2.93, 5.86, 46.9 kHz (Main system clock: during 6.0 MHz operation) 		
Serial interface 3 modes are available • 3-wire serial I/O mode MSB/LSB can • 2-wire serial I/O mode • SBI mode		/LSB can be selected for transfer	first bit		
SOS register	Feedback resistor cut flag (SOS.0)	None	Contained		
	Sub-oscillator current cut flag (SOS.1)	None	Contained		
Register	bank selection register (RBS)	None	Yes		
Standby i	release by INT0	Unavailable	Available		
Vectored	interrupt	External: 3, internal: 3	External: 3, internal: 5		
Supply vo	bltage	V _{DD} = 2.0 to 6.0 V	V _{DD} = 1.8 to 5.5 V		
Operating ambient temperature		T _A = −40 to +85°C			
Package		 80-pin plastic QFP (14 × 20) 80-pin plastic QFP (14 × 14) 80-pin plastic TQFP (Fine pitch) (12 × 12) 	 64-pin plastic QFP (14 × 14) 64-pin plastic LQFP (14 × 14) 64-pin plastic LQFP (12 × 12) 64-pin plastic TQFP (12 × 12) 	 64-pin plastic QFP (14 × 14) 64-pin plastic LQFP (14 × 14) 64-pin plastic LQFP (12 × 12) 	

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the μ PD753108.

In the 75XL Series, the relocatable assembler which is common to the series is used in combination with the device file of each product.

Language processor

RA75X relocatable assembler	Host Machine		Part Number	
		OS	Supply Media	(Product Name)
	PC-9800 Series	MS-DOS™	3.5-inch 2HD	μS5A13RA75X
		Ver. 3.30 to Ver. 6.2 ^{Note}		
	IBM PC/AT™ and compatible machines	Refer to "OS for IBM PC ["]	3.5-inch 2HC	μ S7B13RA75 X

Device file	Host Machine			Part Number
	Tiost Machine	OS		(Product Name)
	PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13DF753108
		Ver. 3.30 to Ver. 6.2 ^{Note}		
	IBM PC/AT and compatible machines	Refer to " OS for IBM PC "	3.5-inch 2HC	μS7B13DF753108

Note Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remark Operation of the assembler and the device file is guaranteed only on the above host machines and OSs.

*

*

PROM write tools

Hardware	PG-1500	PG-1500 is a PROM programmer which enables you to program single-chip microcontroller including PROM by stand-alone or host machine operation by connecting an attached boar and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256 Kb to 4 Mb.					
	PA-75P3116GC	PROM programmer adapter to PG-1500 f	adapter for the μ PD75 or use.	5P3116GC-AB8. Coni	nect the programmer		
	PA-75P3116GC-8BS	PROM programmer adapter for the μ PD75P3116GC-8BS. Connect the programmer adapter to PG-1500 for use. PROM programmer adapter for the μ PD75P3116GK-8A8. Connect the programmer adapter to PG-1500 for use.					
	PA-75P3116GK						
Software	PG-1500 controller	PG-1500 and a host n is controlled on the h	terfaces and PG-1500				
					Part number		
		Host machine	Host machine OS Supply media				
		PC-9800 Series MS-DOS 3		3.5-inch 2HD	μS5A13PG1500		
		Ver. 3.30 to Ver. 3.30 to Ver. 6.2 ^{Note} Ver. 6.2 ^{Note} IBM PC/AT and compatible machines Refer to "OS for IBM PC" 3.5-inch 2HD					

Note Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

Debugging tool

The in-circuit emulator (IE-75001-R) is available as the program debugging tool for the μ PD753108. The system configuration is described as follows.

Hardware	IE-75001-R	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X Series and 75XL Series. When developing a μ PD753108 Subseries, the emulation board (IE-75300-R-EM) and emulation probe (EP-753108GC-R or EP-753108GK-R) that are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programmer.					
	IE-75300-R-EM	Emulation board for e	• • • •	in systems that use a μ	PD753108 Subseries		
	EP-753108GC-R		to the IE-75001-R and		ch facilitates		
	EV-9200GC-64	It is supplied with the 64-pin conversion socket EV-9200GC-64 which facilitates connection to a target system.					
	EP-753108GK-R	Emulation probe for the μ PD753108GK. It must be connected to the IE-75001-R and IE-75300-R-EM. It is supplied with the 64-pin conversion adapter TGK-064SBW which facilitates					
	TGK-064SBWNote 1						
Software	IE control program		01-R to a host machine -R on a host machine.	via RS-232-C and Ce	d Centronics interface and		
		Host machine			Part number		
		nost maonine	OS	Supply media	(product name)		
		PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13IE75X		
			Ver. 3.30 to Ver. 6.2 ^{Note 2}				
		IBM PC/AT and compatible machines	Refer to "OS for IBM PC"	3.5-inch 2HC	μS7B13IE75X		

Notes 1. This is a product of TOKYO ELETECH CORPORATION. Contact: Daimaru Kogyo, Ltd. Tokyo Electronic Department (TEL: +81-3-3820-7112) Osaka Electronic Department (TEL: +81-6-6244-6672)

- 2. Ver. 5.00 and later have the task swap function, but it cannot be used for this software.
- Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.
 2. The μPD753104, 753106, 753108 and 75P3116 are commonly referred to as the μPD753108 Subseries.

OS for IBM PC

The following IBM PC OS's are supported.


OS	Version
PC DOS™	Ver. 3.1 to Ver. 6.3 J6.1/V ^{Note} to J6.3/V ^{Note}
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V ^{Note} to 6.2/V ^{Note}
IBM DOS™	J5.02/V ^{Note}


Note Only the English mode is supported.

Caution Ver. 5.0 and later have the task swap function, but it cannot be used for this software.

* Package Drawing and Recommended Footprint of Conversion Socket (EV-9200GC-64)

Figure B-1. EV-9200GC-64 Package Drawing (For Reference Only)





· · · · · · · · · · · · · · · · · · ·
G
H +

ITEM	MILLIMETERS	INCHES
Α	18.8	0.74
В	14.1	0.555
С	14.1	0.555
D	18.8	0.74
Е	4-C 3.0	4-C 0.118
F	0.8	0.031
G	6.0	0.236
н	15.8	0.622
I	18.5	0.728
J	6.0	0.236
К	15.8	0.622
L	18.5	0.728
М	8.0	0.315
N	7.8	0.307
0	2.5	0.098
Р	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	0.014 ^{+0.004} _{-0.005}
S	ø2.3	¢0.091
Т	¢1.5	Ø0.059

EV-9200GC-64-G0E




Figure B-2. EV-9200GC-64 Recommended Footprint (For Reference Only)


EV-9200GC-64-P1E


ITEM	MILLIMETERS	INCHES
A	19.5	0.768
В	14.8	0.583
С	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 {=} 0.472^{+0.003}_{-0.002}$
D	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 {=} 0.472^{+0.003}_{-0.002}$
E	14.8	0.583
F	19.5	0.768
G	6.00±0.08	$0.236\substack{+0.004\\-0.003}$
Н	6.00±0.08	$0.236^{+0.004}_{-0.003}$
I	0.5±0.02	$0.197^{+0.001}_{-0.002}$
J	¢2.36±0.03	$\phi_{0.093^{+0.001}_{-0.002}}$
К	¢2.2±0.1	ϕ 0.087 ^{+0.004} _{-0.005}
L	¢1.57±0.03	ϕ 0.062 ^{+0.001} _{-0.002}


Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

* Package Drawing of Conversion Adapter (TGK-064SBW)

Figure B-3. TGK-064SBW Package Drawing (For Reference Only)







ITEM	MILLIMETERS	INCHES	ITEM	MILLIMETERS	INCHES
Α	18.4	0.724	а	<i>ф</i> 0.3	<i>ф</i> 0.012
В	0.65x15=9.75	0.026x0.591=0.384	b	1.85	0.073
С	0.65	0.026	c	3.5	0.138
D	7.75	0.305	d	2.0	0.079
E	10.15	0.400	е	3.9	0.154
F	12.55	0.494	f	1.325	0.052
G	14.95	0.589	g	1.325	0.052
н	0.65x15=9.75	0.026x0.591=0.384	h	5.9	0.232
I	11.85	0.467	i	0.8	0.031
J	18.4	0.724	j	2.4	0.094
к	C 2.0	C 0.079	k	2.7	0.106
L	12.45	0.490			TGK-064SBW-G1E
М	10.25	0.404			
Ν	7.7	0.303			
0	10.02	0.394			
Р	14.92	0.587			
Q	11.1	0.437			
R	1.45	0.057			
S	1.45	0.057			
т	4- <i>ф</i> 1.3	4- <i>ϕ</i> 0.051			
U	1.8	0.071			
V	5.0	0.197			
W	<i>\$</i> 5.3	<i>ф</i> 0.209			
Х	4-C 1.0	4-C 0.039			
Y	<i>\$</i> 3.55	<i>ф</i> 0.140			
Z	<i>ф</i> 0.9	<i>ф</i> 0.035			

Notes on Target System Design

The following shows a diagram of the connection conditions between the emulation probe, conversion connector and conversion socket or conversion adapter.

Design your system making allowances for conditions such as the form of parts mounted on the target system, as shown below.

Table B-1.	Distance	Between	In-Circuit	Emulator	and	Conversion Socket	
------------	----------	---------	------------	----------	-----	--------------------------	--

Emulation Probe	Conversion Socket/ Conversion Adapter	Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter
EP-753108GC-R	EV-9200GC-64	700 mm
EP-753108GK-R	TGK-064SBW	700 mm

Figure B-4. Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter (1)





Figure B-5. Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter (2)







Figure B-6. Connecting Conditions of Target System (1)

Figure B-7. Connecting Conditions of Target System (2)



Target system

***** APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
μPD753104, 753106, 753108 Data Sheet	This document
μPD75P3116 Data Sheet	U11369E
µPD753108 User's Manual	U10890E
75XL Series Selection Guide	U10453E

Documents Related to Development Tools (Software) (User's Manuals)

Docun	Document No.	
A75X Assembler Package Operation		U12622E
	Language	
	Structured Assembler Preprocessor	

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
IE-75000-R, IE-75001-R In-Circuit Emulator	EEU-1455
IE-75300-R-EM Emulation Board	U11354E
EP-753108GC-R, EP-753108GK-R Emulation Probe	EEU-1495

Documents Related to PROM Writing (User's Manuals)

Document Name		Document No.
PG-1500 PROM Programmer		U11940E
PG-1500 Controller	PC-9800 Series (MS-DOS) Based	EEU-1291
	IBM PC Series (PC DOS) Based	U10540E

Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products & Packages -	X13769E
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

NOTES FOR CMOS DEVICES —

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

• Branch The Netherlands Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

• Branch Sweden Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics (France) S.A. Vélizy-Villacoublay, France Tel: 01-3067-58-00 Fax: 01-3067-58-99

NEC Electronics (France) S.A. Representación en España Madrid, Spain Tel: 091-504-27-87 Fax: 091-504-28-60

NEC Electronics Italiana S.R.L. Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan

Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

J01.12

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of December, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

"NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
 "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).