

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21352 design kit is an easy-to-use evaluation board for the DS21352 T1 single-chip transceiver (SCT). The DS21352DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The DS21352DK comes complete with an SCT, transformers, termination resistors, configuration switches, line-protection circuitry, network connectors, and motherboard connectors. The DK101/DK2000 motherboard and Dallas' ChipView software give point-and-click access to configuration and status registers from a Windows®based PC. On-board LEDs indicate receive loss-ofsignal and interrupt status, as well as multiple clock and signal routing configurations.

Each DS21352DK is shipped with a free DK101 motherboard. For complex applications, the DK2000 high-performance demo kit motherboard can be purchased separately.

Windows is a registered trademark of Microsoft Corp.

ORDERING INFORMATION

PART	DESCRIPTION
DS21352DK	DS21352 Design Kit Daughter Card (with included DK101 motherboard)



DS21352DK T1 Single-Chip Transceiver Design Kit Daughter Card

FEATURES

- Demonstrates Key Functions of DS21352 T1 SCT Transceiver
- Includes DS21352 SCT, Transformers, Bantum, BNC and RJ48 Network Connectors, and Termination Passives
- Compatible with DK101 and DK2000 Demo Kit Motherboards
- DK101/DK2000 and ChipView Software Provide Point-and-Click Access to the DS21352 Register Set
- Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- All Equipment-Side Framer Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-Of-Signal and Interrupt Status as well as Multiple Clock and Signal Routing Configurations
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with all Connectors, Jumpers and LEDs
- Network Interface Protection for Overvoltage and Overcurrent Events

DEMO KIT CONTENTS

DS21352 Errata Sheet

DS21352DK Design Kit Daughter Card DK101 Low-Cost Motherboard CD ROM ChipView Software DS21352DK Data Sheet DK101 Data Sheet DS21352 Data Sheet

TABLE OF CONTENTS

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	4
REGISTER MAP	5
CPLD REGISTER MAP	5
DS21352 INFORMATION	7
DS21352DK INFORMATION	7
TECHNICAL SUPPORT	7
SCHEMATICS	7

LIST OF TABLES

Table 1. Daughter Card Address Map	.5
Table 2. CPLD Register Map	.5

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1µF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1µF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1μ F 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24–C27	4	0.22μ F, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μ F 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4–DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24µH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206)	Digi-Key	P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	Not populated	_	Not populated
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT	Pulse Engineering	TX1099
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at <u>www.maxim-ic.com/DS21352DK</u>. See the DS21352DK QuickView data sheet for these files.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu, launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu, launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

General:

• Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select DS21352DK_DRVR.cfg.
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS21352.def.
- The Register View screen appears, showing the register names, acronyms, and values. Note: During th edefinition file load process, all registers are initialized according to the init value filed in the definition file (because the SETUP field in the .def file is turned on).
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu <u>File \rightarrow Reg Ini File \rightarrow Load Ini File.</u>
 - Load the INI file DS21352t1_b8zs_esf.ini.
 - After loading the INI file the following may be observed: The RLOS LED extinguishes upon external loopback.
 - The device is now configured for T1 B8ZS ESF.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS21352 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download in the section marked "File Locations."

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x3000000 for slot 0 0x4000000 for slot 1 0x5000000 for slot 2 0x6000000 for slot 3

All offsets given in <u>Table 1</u> are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2155, DS2156, DS21352, or DS21354. Please see the data sheet(s) for details.

Registers in the CPLD can be easily modified using ChipView.exe, a host-based user interface software, along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level on Pin 1 = 3.3V

ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with <u>both</u> 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
—	—	—		MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION	
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4	
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3	
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2	
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1	

SWITCH2: PIN TO 2.048MHz (Offset = 0x0012) INITIAL VALUE = 0x3

(MSB)						(LSB)
_	 _	—	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2 0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3	
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0x0013) INITIAL VALUE = 0xF

(MSB)						(LSB)		
—		— TSS_	RS	TCL_RC	RSY_RC	TSY_RC		
		-						
NAME	POSITION			FUNCTIO	Ν			
TSS_RS	SWITCH3.3	0 = Connect 1 = Open Swi		to RSYNC				
TCL_RC	SWITCH3.2		0 = Connect TCLK to RCLK 1 = Open Switch 3.3					
RSY_RC	SWITCH3.1		0 = Connect RSYSCLK to RCLK 1 = Open Switch 3.2					
TSY_RC	SWITCH3.0	0 = Connect 1 = Open Swi		to RCLK				

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0x0014) INITIAL VALUE = 0x3

(MSB)						(LSB)
—	_	—	URCLK_2048	UTCLK_2048	RSER_TSER	RSYNC_TSYNC

NAME	POSITION	FUNCTION
URCLK_2048	SWITCH4.3	0 = Connect UR_CLK (TSSYNC) to 2.048MHz 1 = Open Switch 4.4
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHCLK) to 2.048MHz 1 = Open Switch 4.3
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER 1 = Open Switch 4.2
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYNC 1 = Open Switch 4.1

LEVELS: SET LEVEL ON PIN (Offset = 0x0015) INITIAL VALUE = 0x6

BP_EN PPCTDM_EN TUSEL	(MSB)						(LSB)
	—	—	_			PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
—	LEVELS1.3	_
BP_EN LEVELS1.2		0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note (DS2156 only): When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS21352 INFORMATION

For more information about the DS21352, please consult the DS21352 data sheets available on our website at www.maxim-ic.com/DS21352. Software downloads are also available for this design kit.

DS21352DK INFORMATION

For more information about the DS21352DK, including software downloads, please consult the DS21352DK data sheet available on our website at <u>www.maxim-ic.com/DS21352DK</u>.

TECHNICAL SUPPORT

For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21352DK schematics are featured in the following 13 pages.


Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2004 Maxim Integrated Products • Printed USA


Г	8	7	6	5	4	З	2	1
ם								ſ
с		DS2156	5, DS2	2155,]	DS2135	Y DESI	IGN KI	T
в								E
A	3. TX AND RX ANA 4. TIM ADDRESS A 5. CPLD ADDRESS 6. UTOPIA: TIM H 7. TESTPOINTS FO 8. UTOPIA: NETLI 9. SWITCHING FOR 10. SUPPLY DECOU 11. SCT TESTPOIN 12. NETLIST CROS	ND DATA BUS DATA CONNECTIONS, BIAS EADER AND BUS SWITCHES R UTOPIA 2 ST ASSOCIATIONS CLOCKS AND TDM PLING TS S-REFERENCE	S LEVELS FOR SCT	1354)		TITLE:		DATE:
	13. PART CROSS-R	EFERENCE	6	5	4	ENGINEER:	S2156DK02A0 WS 2	10/04/02 PAGE: 1 /13
L	U	<u> </u>		ļ		5	-	÷


Γ	8		7	6	5	4		З	2	1	
				Y	Y						
р				K K K K K K K K K K K K K K K K K K K	BIG SSYNC SSYNC SSCICLK SSCICLK SSCICLK SSTNC SSCICLK SSTNC						
		ds2156L U 1 1	18 31 44 61 81	B2 RCLK B2 RCLK 78 RLTNK 98 RCLK 98 RCLK 92 RCSCK 92 RCSCK 92 RCSCK 97 R52KN 97 R52KN	46 TCLK 33 TLINK 33 TSYNC 33 TSYNC 33 TSYNC 34 TLCLK 52 TSYSC 52 TSSYN 48 TSIG	<u>0</u>					D
		OII									
		RTIP 16		DUDD4- RCLK- RSYNC- RSYNC- RCHCLK- RSYSCLK- RSYSCLK- RDATA- RDATA-	TCLK- TLINK- TSYNC- TCHCLK- TSYSCLK- TDRTA- TDRTA- TDRTA- TSSYNC- TSIG-	TCHBLK 33	<u>TCHBL</u> K <u>RCHBL</u> K				
		RRING 17 RPOSI 86	RRING	Ľ	F	RLOS/LOTC 99	RLOS_LOTC				
		RNEGI 87.	RPOSI RNEGI	DS21		±11170	CS				
		RCLKI 88 RPOSO 91	- RCLKI - RPOSO	TQF			<u>D_AD</u> 7				
С		RNEGO 90 RCLKO 89	RNEGO RCLKO		I	D/11D(0)	<u>D_AD</u> 5				С
		BXCLK 13				D/AD(4) <u>62</u>	<u>D_AD4</u> D_AD3				
		RCL 5 LIUC 12	- RCL			D/AD(2) 58	<u>D_AD</u> 2 <u>D_AD</u> 1				
\vdash			2100				<u>D_ADØ</u>				
		TRING 32	TRING		F		<u>A7</u>				
		<u>TPOSI 38</u> TNEGI 39	TNEGI			A<5> .71	A6 A5				
В		TCLKI 40 TPOSO 43	TOLICE			H(4)	A4 A3				В
		TNEGO 42 TCLKO 41	111200			111/2/	A2 A1				
		JTMS 2					<u>AØ</u>				
\vdash		JTRST 5 JTDI 7	JTRST			DIO	BTS				
		JTCLK 4 JTDO 10	JTCLK			RD/DS* .74	<u>RD_D</u> S <u>WR_R</u> W				
		<u>5+50 10</u>	0.20	DVSS2 DVSS3 DVSS4 ESIBS(0) ESIBS(1) LOP0 LOP1 LOP2 LOP3		28	<u>N_P2</u> 8				
A			TUSS RUSS1 RUSS2 RUSS2 RUSS3 DUSS1	DVSS2 DVSS3 DVSS3 ESIBS ESIBS ESIBS UOP2 UOP2 UOP3	RSER MCLK RMSYNC RSIG BPCLK TSTRST RSIGF XTALD ESIBRD						A
			30 19 28 45	68 84 84 54 54 54 54 54 53 53 23	95 21 96 94 94 93 93 93 22 22 22	3 <u>9</u>					
			└ ∳ ┋ Ţ	ESTBS036 ESTBS036 ESTBS036 ESTBS154 UDP0 8 UDP0 8 UDP0 3 33	RSFR 95 MCLK 21 RMS/NC 96 RSIG 94 RSIG 94 ISTRST 14 RSIGF 91 RSIGF 92 RSIGF						
						FZ					
								TITLE:	52156DKØ2AØ	DATE: 10/04/02	1
								ENGINEER:	WS	PAGE: 2 /13	\neg
	8		7	б	5	4		3	2	1	












_	8	7	Б	5	4	з	2	1	
	RXADDRØ	- RCHCLK			- RXENA BPCLK				
D	UR_ADDR1	_		-	RXSOC RCHBLK				ם
	UR_ADDR2	<u> </u>		UT_ADDRØ	_				
	UR_ADDR3			TXADDR1	TCHBLK				
c	UR_ADDR4			UT_ADDR2					c
	UR_CLAV =			UT_ADDR3			UT_ENB	UOP1	
	RXDATA_0 -	- RXDATA_0		UT_ADDR4	<u> </u>				
	RXDATA_1	- RXDATA_1_		TXCLAV_0				TXSOC UOPØ	
в		- RXDATA_2		TXDATA_0 -	<u> </u>				в
	RXDATA_3	- RXDATA_3_		TXDATA_1	TXDATA_1				
H	RXDATA_4	- RXDATA_4		-	TXDATA_2				\square
	RXDATA_5 -	RXDATA_5			TXDATA_3				
A	RXDATA_6	- RXDATA_5 - RNEGO			TXDATA_4			с13 R33 2 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A
	RXDATA_7				TXDATA_5			····· =	
					_	TITLE: D Engineer:	052156DKØ2AØ	DATE: 10/04/02	
ΙL	8	7	6	5	4	3	SWS 2	PAGE: 8 /13	
			!	1	1	ł	I	1	

	8	7	6	5	4	З	2	1	7
ם	<u>SW1_B</u>	U8 IDTQS3125 NC1 UCC 15 NC1				L N SW3_BØEN 2 SW3_BIEN 5 SW3_BIEN 5 ISYSCLK 3 RSYSCLK 6 ZCLK 11 ISSYNC 14 4	DTQS3125 V3_3 ic1 vcc 16 0E* 30E* 12 SW3_B2E i0E* 40E* 15 SW3_B3E A 1Y 4 RCLK IA 2Y 7 RCLK IA 3Y 10 RCLK IA 4Y 13 RSYNC	IN	D
с	T L L	LICH LIS MEMORY MAP O PLD REGISTER ØXII OGIC Ø CLOSES SWITCH OGIC I OPENS SWITCH	PED			÷ -	IND NC2-9 IS MEMORY MAPPED GISTER ØX13 LOSES SWITCH PENS SWITCH		с
в	SW2_B SW2_B CLK2Ø		SW2_B2EN SW2_B2EN TSYSCLK RSYSCLK TCLK MCLK	ЦБ	GREEN DS1	U9 III SW4_BØEN 2 100 SW4_B1EN 5 200 RSYNC 3 14 RSER 6 24 CLK2Ø48 11 34 I4 4A	TQS3125 1 vcc 16 30E* 12 SW4_B2EN 14 40E* 15 SW4_B3EN 14 TSYNC 27 7 TSER 37 10 UT_CLK 47 13 UR_CLK	4	В
A		WITCH 2 IS MEMORY MAP O PLD REGISTER ØXI2 OGIC 0 CLOSES SWITCH OGIC 1 OPENS SWITCH	PED TSE TGL RSE TSY RSY	R 3 A1 B1 .K 4 A2 B2 .K 5 A3 B3 .NC 5 A4 B4	_15 _14		S MEMORY MAPPED ISTER ØX14 OSES SWITCH ENS SWITCH	-	A
	8	7	6	PPC_TDMREN_IS_E PPC_TDMREN_IS_E LOGIC_0PCLOSES		ENGINEER:	52156DKØ2AØ WS	DATE: 10/04/02 PAGE: 9 /13 1	



	8	7	6	5	4	З	2	1	
ם		value: 1	18 18 18 18 18 18 18 18 18 18 18 18 18 1	NC 98 BSYNC LK 92 RCHCLK LK 92 RCLLK TR 92 RLCLK TR 92 RLCLK MC 97 RESYNC NK 35 TLINK NK 35 TLINK NC 37 ISYNC	HCLK 53 ICHCLK SCLK 51 TSYSCLK LCLK 34 TICLK BATA 52 TIBLA SSYNC 52 ISSYNC TSIG 48 ISIG TSIG 48 ISIG	1			D
с		RRING 17 F RPOSI 85 F RNEGI 87 F RCLKI 88 F RNEGO 91 F RNEGO 92 F RCLKO 89 F BXCLK 13 F RCL 6 F	RTIP RRING RPOSI RNEGI RCLKI RPOSO RCLKO RCLK RCLK	DS2156 TQFP	х х с 0 6 6 U 0 0 0 0 U 0 0 0 0 S 1 1 6 C 5 U 0 0 0 C 5 U 0 0 C 7 C 5 U 0 0 C 7 C 5 U 0 0 C 7 C 7 U 0 0 C 7 C 7 C 7 U 0 0 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7	<pre> I RCHBLK 99 RLOS_LOTC 25 INT 75 CS 65 D_AD7 64 D_AD6 63 D_AD5 62 D_AD4 59 D_AD3 58 D_AD2 </pre>			с
в		TTIP 29 1 TRING 32 1 TPOSI 38 1 TNEGI 39 1 TCLKI 40 1 TNEGO 43 1 TNEGO 42 1 TCLKO 41 1	LIUC TTIP TRING TPOSI TCLKI TPOSO TNEGO TCLKO		D/AD(1) D/AD(0) ALE/AS/A(7) A(5) A(5) A(4) A(3) A(2) A(2) A(2) A(0)	55 D_ADØ 73 A7 72 A6 71 A5 72 A6 71 A5 72 A6 69 A3 68 A2 67 A1			в
A		JTRST 5 J JTDI 7 J	TIM2 TICLK TICCK T		518 14 15 15 1	11 BTS S5 MUX * 74 RD_DS * 77 WR_RW 3 28 N_P28	S2156DKØ2AØ	DATE: 10/04/02	A
	8	7	6	5	4	3	WS 2	11/13]

	8	7	6	5	4	з	2	1
٦	BXCLK 200 AØ 400 A1 400 A2 400 A3 400 A4 400 A5 400 A6 400 A7 400 A8 400 A9 400 A9 400	ference for the entire design *** B: 11C7> G: 5C4(> 2B3(11B3(G: 5C4(> 2B3(11B3(> 11B3(G: 5C4(> 2B3(11B3(>	RSIG 2A5> 8D7> 11 RSIGF 2A5> 8D7> 11 RSYNC 2D5<> 9A5<> 5A5<	CC3> Th TF TF S5> TF S6 1107 T7 TS S7 TS S6 1107 S7 TS S6 1107 S6 TS S6 TS S6 9B3 S6 S5 S6 TT 383 S01< S7 T	AECGI BBA> 2BB<	1104<	5C4(> 2A3(11A3(2A5) 11A4)	
С	A12 ACC A13 4B A14 4B A15 4B BPCLK 2R BTS SD CLK1544_T 7B CLK204B_T 4B D_AD0 2B D_AD1 2C D_AD2 2C D_AD2 2C D_AD4 2C D_AD5 2C D_AD4 2C D_AD5 2C	303 5C107 7C305 504 5C107 7C305 505 4C505 5C505 505 4C505 5C505 505 4C505 5C505 505 4C505 5C505 505 4C505	RTIP 208 < 388 < 11	274 TX 7781 TX 7781	KADDRA 785 8D5 KADDR1 784 8C5 KADDR2 784 8C5 KADDR3 785 8C5 KADDR4 785 8C5 KADDR4 786 8C5 KADDR4 786 8C5 KADDR4 786 8C5 KAD2 6C7 8C4 KA_3.TXCLAV_1 8C2 8C2 KA_4.TXCLAV_2 6C7 8C4 KLA4VA 8C7 8C5 KCLAVQ 785 885 KDATA_2 6C7 755 884 885 KDATA_1 6C2 7C4 849 885 KDATA_1 6C2 7C4 844 885 KDATA_1 6C2 7C4 844 885 KDATA_4 6C7 7C4 844 885 KDATA_5 6C2 7C4 844 845 KDATA_5 6C2 7C4 844 845 KDATA_5 <th></th> <th></th> <th>c</th>			c
в	ESIBRD 244 ESIBS0 244 ESIBS1 244 INT 262 INT_INDICATOR 54, JTD1 244 JTD1 244 JTD1 244 JTD5 248 JTR5T 288 LIUC 888 MUX 562 NIMD8 48 NIMD18 48 NIMD10 488 NIMD12 488	B 1187 B 1187 B 1187 B 1187 B 5386 C 5486 S 5486 S 5486 S 365 S	RXDATA_5 582<> 7C8 RXDATA_5 582<> 7C8 RXDATA_7 552<> 7C8 RXDATA_7 552<> 7C8 RXENA 562<> 7C8 RXENN 565 RXPRTY 555 RXPRTY 555 SNIM_B2 422 SNIM_B3 422 SNIM_B4 422 SNIM_B5 462 SNIM_B5 462 SNIM_B7 422 SNIM_B7 422 SNIM_B7 422 SNIM_B7 584 SNIM_B7 598 SALBEN 584 SALBEN 584 SALBEN 584 SALBEN 583 SALBEN 583 SALBEN 583 SALBEN 583 SALBEN 583 SAS 586 SAZ 587	8473 848 173 3473 848 173 3043 805 100 3043 805 100 107 107 107 107 107 107 107 107 107	KENA GC2<> BC1> VENABLE 784<> BC2 VENABLE 784<> BC2 VENABLE 784<> BC2 VENABLE 6C7 784<> B1> BB2 VENABLE 6C7 784<> B1> BB2 VENABLE 6C7 784<> B1> BB2 VENABLE 2A65 B14<> 11A5> VENABLE 2A65 B04> 11A5> 2-ADDR0 8D8 2.ADDR1 8D8 2-ADDR2 8D8 2.ADDR4 8C8 2.ADDR4 8C8 2.CLK 982 5A1 784 B24 2.CLK 982 5A1 784 B24 2.DA1 B26 2.DATA0 886 2.DA1 886 2.DA1 386 2.DA1 388 2.DA1 388 3.DA1 388 3.DA1 388 3.DA1 388 3.DA1 3.DA1 3.DA1 3.DA1 3.DA1 3.DA1 3.DA			в
A	NIMDIA BB NIMDIA BB NIMDIS 4CC NLP27 2A NLP28 2A PPC_RXCLK 4CC PPC_RXDLK 4CC PPC_RXDLK 4CC PPC_TIMLEN 5C PPC_TSYNC 4BI PPC_TSYNC 4BC PPC_TSYNC 4BC PPC_TXCLK 4CC RCHELK 2CD RCL 2DI RCLKI 2DI RCLKI BA RCLKO 2CC RD_DS 5CC RESET_OUT 4BI RFSYNC 2DI	2↔ 2↔ 2↔ 3↔ 184< 3↔ 1944 3↔ 1944 3↔ 9944↔ 1↔ 9944↔ 1↔ 9944↔ 1↔ 9944↔ 1↔ 9944↔ 1↔ 9944↔ 3↔ 1005 5↔ 901↔ 901↔ 901↔ 1105↔ 1055 5↔ 901↔ 901↔ 901↔ 1105↔ 1055 5↔ 1055 5↔ 2051↔ 701↔ 5↔ 807→ 1105↔ 5↔ 807→ 1105↔	Sk2_B2EN SR3<>986 Sk2_B2EN SR3<>986 Sk2_B2EN SR3<>986 Sk3_B2EN SR3<>986 Sk3_B2EN SR3<>903 Sk3_B2EN SR3<>903 Sk3_B2EN SR3<>901 Sk3_B2EN SR3<>901 Sk4_B2EN SR4<>982 Sk4_B2EN SB4<>903 Sk4_B2EN SB4<>903 Sk4_B3EN SB4<>903 Sk4_B3EN SB4<>903 Sk4_B3EN SB4<>903 Sk4_B3EN SB4<>903 Sk4_B3EN SB4<<>903 TCHELK 205<>1104 TCK SB6<>507 TLI SB4<>804<>903 TCLK 205<<1104 TDI SB8<>507 TDI SB8<>507 TDI SD8<>507 TLINS SD8<>507	23> 23> 14 uu uu uu uu uu uu uu uu sc 1187 uu uu uu uu sc 1187 263<> 205< 566 uu uu uu uu uu uu uu uu uu uu uu uu uu	2.DATA5 8A8 2.DATA5 8A8 2.DATA5 8A8 2.DATA7 8A8 2.DATA7 8A8 2.DATA7 8A8 2.CN8 8D5 2.CN8 8D5 2.CN8 8D5 2.ADDR0 8D5 2.ADDR1 8C5 .ADDR2 8C5 .ADDR3 8C5 .ADDR3 8C5 .ADDR3 8C5 .ADDR3 8C5 .CLAV 884> .CLAV 884> .CLAV 884> .CLAV 884> .DATA6 8D5 .DATA6 8D5 .DATA6 8D5 .DATA6 8D5 .DATA6 8D5 .DATA6 8D2 .DATA6 8D2	TITLE: ENGINEEF	DS2156DK02A0	DATE: 10/04/02 PAGE: 12/13
	8	7	6	5	4	3	SWS 2	12/13

	8	7	6	5	4	З	2	1
C C C C C C C C C C C C C C C C C C C	rt Cross-Reference for DS2155_TOFP 11D7 CAP 1085 CAP 1085 CAP 1082 CAP 1082 CAP 1082 CAP 1082 CAP 1084 CAP 1084 CAP 1084 CAP 1084 CAP 1084 CAP 1084 CAP 1084 CAP 1085 CAP 8A1 CAP 1085 CAP 8A1 CAP 1085 CAP 1085 CAP 1085 CAP 1085 CAP 346 CAP 1085 CAP 346 CAP 1085 CAP 1085		R7 RES 9B4 R8 RC51 SA7 R10 RES1 SA7 R11 RC51 SA7 R12 RES1 SA7 R13 RC51 SA7 R14 RC51 SA6 R12 RC5 SD5 R14 RC51 SB6 R14 RC51 SB6 R15 RC51 SB6 R16 RC51 SA6 R17 RC51 SA6 R21 RC51 SA6 R21 RC51 SA6 R21 RC51 SA6 R22 RC51 SD7 R23 RC51 SD8 R24 RC51 SD8 R25 RC51 SD8 R26 RC51 SD8 R27 RC51 SA6 R30 RC5 SA3 R31 R41 RC5 SA3 R33	TP22 T TP23 T TP24 T TP25 T TP26 T TP26 T TP26 T TP26 T TP29 T TP30 T TP30 T TP30 T TP34 T TP35 T T TP35 T T T TP35 T T T T T T T T T T T T T T T T T T T	4 STPNT_SNG 781 STPNT_SNG 1047 STPNT_SNG 1044 STPNT_SNG 1044 STPNT_SNG 1046 STPNT_SNG 1046 STPNT_SNG 1046 STPNT_SNG 1046 STPNT_SNG 1045 STPNT	3	2	1
A DS10 DS11 DS12 DS14 DS14 DS16 DS16 DS17 DS18 F3 F3 F4 J3 J3 J4 J5 J7 J4 J5 J7 J8 J7 J8 J7 J8 J7 J8 J7 J8 J8 J7 J8 J8 J7 J8 J8 J8 J8 J8 J8 J8 J8 J8 J8 J8 J8 J8	LED 5A3 LED 5A3 LED 5A3 LED 5A3 LED 5B5 LED 5B5		RES RES SB4 RS3 RES SB3 RS4 RES1 3B6 RS5 RES1 3B6 RS6 RES 3B5 RS7 RES 3B6 RS8 RES 3D7 RS9 RES 3C7 R50 RES 3A5 R61 RES 3A5 R51 SM1CH_2CN 3C3 SW1 SM1CH_2CN 3C3 SW1 SM1CH_2CN 3C3 R51 STEPNT_SNG 72 T92 TSTENT_SNG R2 T92 TSTENT_SNG R2 TP10 TSTENT_SNG </td <td></td> <td></td> <td>ENGINEER</td> <td>D52156DKØ2AØ SWS</td> <td>DATE: 10/04/02 PAGE: 13/13</td>			ENGINEER	D52156DKØ2AØ SWS	DATE: 10/04/02 PAGE: 13/13