#### **PRELIMINARY**

## MOSEL-VITELIC

## 256K x 4 CMOS Static RAM

T46-23-10

#### **FEATURES**

- Fast Access Times: \*20/25/35 ns
- Space Saving 400-Mil DIP
- · High Density 400-Mil SOJ
- · Low Standby Power
- TTL Compatible I/O
- 5V ± 10% Supply
- Fully Static Operation
- Three State Output
- JEDEC Standard Pinout

#### **DESCRIPTION**


The MS621002 is a high speed 1M-bit static RAM organized as 256K x 4. Fully static in operation, the Chip Enable  $(\overline{E})$  reduces power to the chip when HiGH. Standby power drops to its lowest level ( $I_{SB1}$ ) when  $\overline{E}$  is raised to within 0.2V of  $V_{CC}$ .

Write cycles occur when both Chip Enable  $(\overline{E})$  and Write Enable  $(\overline{W})$  are LOW. Data is transferred from the DQ pins to the memory location specified by the address lines.


Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH.

High frequency design techniques should be employed to obtain optimum performance from this device. Solid, low impedance power and ground planes, with high frequency decoupling capacitors, are desirable. Series termination of the inputs should be considered when transmission line effects occur.

## **PIN CONFIGURATION**



# DataSh FUNCTIONAL BLOCK DIAGRAM



<sup>\*20</sup> nanoseconds is advanced information only.

### A<sub>0</sub> - A<sub>17</sub> Address Inputs

These 18 address inputs select one of the 256K x 4 bit segments in the RAM.

## E Chip Enable Input

E is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

## G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when  $\overline{G}$  is inactive.

## Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when  $\overline{W}$  is HIGH and  $\overline{G}$  is LOW, output data will be present at the DQ pins; when  $\overline{W}$  is LOW, the data present on the DQ pins will be written into the selected memory locations.

### DQ<sub>0</sub> - DQ<sub>3</sub> Data Input and Data Output Ports

These 4 bidirectional ports are used to read data from and write data into the RAM.

V<sub>cc</sub> Power Supply

V<sub>ss</sub> Ground

#### TRUTH TABLE

MODE	E	G	W	I/O OPERATION
Standby	Н	Х	Х	High Z
Read	L	L	Н	D <sub>OUT</sub>
Read	L	Н	Н	High Z
Write	L	Х	L	D <sub>IN</sub>

### **OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%

# www.DataSheet4U.com

#### **ABSOLUTE MAXIMUM RATINGS (1)**

PARAMETER NAME	PARAMETER		RATING	UNITS
V <sub>cc</sub>	Supply Voltage		-0.3 to 7	V
V <sub>IN</sub>	Input Voltage		-0.3 to 7	V
V <sub>DQ</sub>	Input/Output Voltage Applied		-0.3 to 6	V
T <sub>BIAS</sub>	Temperature Under Bias	Plastic	-10 to +125	°C
T <sub>stG</sub>	Storage Temperature	Plastic	-65 to +150	°C
P <sub>D</sub>	Power Dissipation		1.0	w
I <sub>out</sub>	D C Output Current		±40 <sup>(2)</sup>	mA

See Notes following "SWITCHING CHARACTERISTICS".

## DC ELECTRICAL CHARACTERISTICS (0°C to +70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>cc</sub>	Supply Voltage		4.5	•	5.5	٧
V <sub>ss</sub>	Supply Voltage		0		0	٧
V <sub>IL</sub>	Guaranteed Input LOW Voltage (3)		-0.5		0.8	٧
V <sub>iH</sub>	Guaranteed Input HIGH Voltage		2.2		V <sub>cc</sub> + 0.5	٧
l <sub>cc1</sub>	Operating Current (4)	Output open, t <sub>CYCLE</sub> = 20ns			130	mA
I <sub>co1</sub>	Operating Current (4)	Output open, t <sub>cycle</sub> = 25ns			120	mA
I <sub>cc1</sub>	Operating Current (4)	Output open, t <sub>CYCLE</sub> = 35ns			100	mA
I <sub>SB1</sub>	Standby Current	E ≥ V <sub>cc</sub> -0.2V		0.1	1	mA
I <sub>SB2</sub>	Standby Current	Ē≥V <sub>IH</sub>			5	mA
	Input Leakage Current	$V_{CC} = 5.5V$ , $V_{in} = 0V$ to $V_{CC}$	-2		2	μА
ا <sub>ده</sub>	I/O Leakage Current	$V_{\rm CC} = 5.5 \text{V}$ , $V_{\rm in} = 0 \text{V to } V_{\rm CC}$	-10		10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>он</sub> = -4.0mA	2.4			٧
V <sub>OL</sub>	Output Low Voltage	l <sub>oL</sub> = 8.0mA			0.4	٧

See Notes following "SWITCHING CHARACTERISTICS".

## CAPACITANCE<sup>(1)</sup> ( $T_A = 25^{\circ}C$ , f = 1.0MHz)

PARAMETER NAME	PARAMETER	CONDITIONS	MAX.	UNIT
CiN	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>DQ</sub>	I/O Capacitance	$V_{DQ} = 0V$	8	pF

<sup>1.</sup> This parameter is guaranteed and not tested.

## DATA RETENTION CHARACTERISTICS (over the commercial operating range)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
V <sub>DR</sub>	V <sub>cc</sub> for Data Retention	$\overline{E} \ge V_{CC}$ -0.2V, $\overline{G} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$	2.0	•	5.5	V
I <sub>CCDR</sub>	Data Retention Current	$\overrightarrow{E} \ge V_{CC}$ -0.2V, $\overrightarrow{G} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$	-	-	500 <sup>(2)</sup>	μΑ
I <sub>CDR</sub>	Chip Deselected to Data Retention Time	See Retention Waveform	0	<del></del>	-	ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> (3)	-	-	ns


NOTES:

1.  $V_{cc} = 2V$ ,  $T_A = +25$ °C

2.  $V_{co} = 3V$ 

3. t<sub>Rc</sub> = Read Cycle Time

## TIMING WAVEFORM LOW $V_{\rm cc}$ DATA RETENTION WAVEFORM



PID077 2-48

www.DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

## AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) (6)

	<u> </u>					<u> </u>		
PARAMETER		-2	.0		25		35	
NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
READ CYC	LE			•	•	·		
t <sub>RC</sub>	Read Cycle Timing	20 _	J	25		35		ns
t <sub>AA</sub>	Address Access Time	( -	20		25		35	ns
t <sub>oн</sub>	Output Hold from Address Change	3	7	3		3		ns
t <sub>eA</sub>	E Low to Valid Data		20		25		35	ns
t <sub>ELZ</sub>	E Low to Output Active (7), (8)	3		3		3		ns
t <sub>eHZ</sub>	Ē High to Output High-Z <sup>(7), (8)</sup>	1 -	10		12		20	ns
t <sub>GA</sub>	G Low to Valid Data	;	- : 8		10		20	ns
t <sub>GLZ</sub>	G Low to Output Active (7), (8)	0	_ ;	0		0		ns
t <sub>GHZ</sub>	G High to Output High-Z (7).(8)	7	8		10		20	ns
t <sub>eu</sub>	E Low to Power Up Time (9)	0 :	<del>.;</del>	O		0		ns
t <sub>PD</sub>	E High to Power Down Time (e)		<b>_</b> 20		25		35	ns
WRITE CYC	CLE	Ŀ	;			<u>'</u>		
two	Write Cycle Timing	20	ļ:	25		35		ns
t <sub>ew</sub>	E Low to End of Write	15	- :	20		30		ns
t <sub>AW</sub>	Address Valid to End of Write	15	9	20		30		ns
t <sub>AS</sub>	Address Setup	0	`.·	0		0		ns
t <sub>AH</sub>	Address Hold	0:, -:	:	0		0		ns
t <sub>we</sub>	W Pulse Width	15		20		25		ns
t <sub>ow</sub>	Input Data Setup Time Data	1120	t4U	. 15	m	15		ns
t <sub>DH</sub>	Input Data Hold Time	0	•	0		0		ns
t <sub>witz</sub>	W Low to Output High-Z <sup>(7), (8)</sup>		8		10		15	ns
t <sub>wLZ</sub>	W High to Output Active (7), (8)	3		3		3		ns

#### NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability, and degrade performance characteristics.
- 2. Output should not be shorted for more than 30 seconds.
- 3. Negative undershoot of up to 3.0V is permitted once per cycle.
- I<sub>cc</sub> is dependent upon output loading and cycle rates. Specified values are with output open, operating at specified cycle times.
- 5. Capacitances are maximum values at 25°C measured at 1.0 MHz with  $V_{\rm Bias}\!\!=\!\!0V$  and  $V_{\rm CC}\!\!=\!\!5.0V$ ,
- Switching Characteristics measurements specified at "AC Test Conditions" levels,
- 7. Active output to High-Z and High-Z to active output tests specified for a  $\pm 200 mV$  transition from steady levels into the test load.
- 8. Sample tested only.

## **AC TEST CONDITIONS**

Input Pulse Levels	V <sub>ss</sub> to 3V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load, Timing Tests	See Figure Below

# **AC TEST LOAD** 480 Ω DQ Pins $255 \Omega$ $C_{Load} = 30 pF^*$

#### **KEY TO SWITCHING WAVEFORMS**


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
$\Longrightarrow$	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

#### **SWITCHING WAVEFORMS - READ CYCLE**

\* Includes scope and jig capacitance


#### Read Cycle No. 1

Chip is in Read Mode: W is HIGH, and E and G are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in Low-Z state and the data may not be valid.



#### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Dataout is not specified to be valid until t<sub>EA</sub>, but may become valid as soon as t<sub>ELZ</sub>. Outputs will transition from High-Z to Valid Data-out. Data-out is valid after both  $t_{\text{EA}}$  and  $t_{\text{GA}}$  are met.




PID077 2-50

## SWITCHING WAVEFORM - WRITE CYCLE

Addresses must be stable during Write Cycles.  $\overline{E}$  or  $\overline{W}$  must be HIGH during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.


## Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  and  $\overline{G}$  are LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both  $t_{WRZ}$  and  $t_{DW}$  timing specifications must be met.



## Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .



## \*\*\*\*ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
20	MS621002-20EC	E28-1*	0°C to +70°C
20	MS621002-20KC	K28-1	0°C to +70°C
25	MS621002-25EC	E28-1*	0°C to +70°C
25	MS621002-25KC	K28-1	0°C to +70°C
35	MS621002-35EC	E28-1*	0°C to +70°C
35	MS621002-35KC	K28-1	0°C to +70°C

<sup>\*</sup> Contact Factory for Package Drawing

www.DataSheet4U.com