TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

256Mbits Network FCRAM1 (I-version)

```
- 8,388,608-WORDS \times 4 BANKS \times 8-BITS - 4,194,304-WORDS \times 4 BANKS \times 16-BITS
```

DESCRIPTION

Network FCRAMTM is Double Data Rate Fast Cycle Random Access Memory. TC59LM814/06CFTI are Network FCRAMTM containing 268,435,456 memory cells. TC59LM814CFTI is organized as 4,194,304-words × 4 banks × 16 bits, TC59LM806CFTI is organized as 8,388,608 words × 4 banks × 8 bits. TC59LM814/06CFTI feature a fully synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. TC59LM814/06CFTI can operate fast core cycle using the FCRAMTM core architecture compared with regular DDR SDRAM.

TC59LM814/06CFTI is suitable for Network, Server and other applications where large memory density and low power consumption are required. The Output Driver for Network FCRAMTM is capable of high quality fast data transfer under light loading condition. TC59LM814/06CFTI guarantees $-40 \text{deg}^\circ\text{C}$ to $85 \text{deg}^\circ\text{C}$ operating temperature so it is suitable for use in wide operating temperature system.

FEATURES

	PARAMETER	TC59LM814/06CFTI	
	I ANAME I EN		-60
tск	Clock Cycle Time (min)	CL = 3	6.5 ns
чСК	CL = 4		6 ns
t _{RC}	RC Random Read/Write Cycle Time (min)		30 ns
t _{RAC}	Random Access Time (max)		26 ns
I _{DD1S}	IDD1S Operating Current (single bank) (max)		170 mA
IDD2P	I _{DD2P} Power Down Current (max)		2 mA

• Fully Synchronous Operation

- Double Data Rate (DDR)
 Data input/output are synchronized with both edges of DQS.
- Differential Clock (CLK and $\overline{\text{CLK}}$) inputs

 $\overline{\text{CS}}$, FN and all address input signals are sampled on the positive edge of CLK. Output data (DQs and DQS) is aligned to the crossings of CLK and $\overline{\text{CLK}}$.

• Fast clock cycle time of 6 ns minimum

Clock: 166 MHz maximum

- Data: 333 Mbps/pin maximum
- Operating Temperature: -40deg°C to 85deg°C (Ambient Temperature)
- Quad Independent Banks operation
- Fast cycle and Short Latency
- Bidirectional Data Strobe Signal
- Distributed Auto-Refresh cycle in 7.8 μs
- Power Down Mode
- Variable Write Length Control
- Write Latency = \overline{CAS} Latency-1
- Programable CAS Latency and Burst Length
 - $\overline{\text{CAS}}$ Latency = 3, 4
 - Burst Length = 2, 4
- Organization
 - TC59LM814CFTI: 4,194,304 words \times 4 banks \times 16 bits
 - TC59LM806CFTI: 8,388,608 words \times 4 banks \times 8 bits
- Power Supply Voltage
 - V_{DD} : 2.5 V ± 0.15 V
 - $V_{DDQ}: \quad 2.5~V\pm0.15~V$
- 2.5 V CMOS I/O comply with SSTL_2 (half strength driver)
- Package : 400×875 mil, 66 pin TSOPII, 0.65 mm pin pitch (TSOPII66-P-400-0.65)

Notice: FCRAM is a trademark of Fujitsu Limited, Japan.


PIN NAMES

PIN	NAME
A0~A14	Address Input
BA0, BA1	Bank Address
DQ0~DQ7 (×8)	
DQ0~DQ15 (×16)	Data Input/Output
CS	Chip Select
FN	Function Control
PD	Power Down Control
CLK, CLK	Clock Input
DQS (×8)	Write/Read Data Strobe
UDQS/LDQS (×16)	Wille/Read Data Strobe
V _{DD}	Power (+2.5 V)
V _{SS}	Ground
V _{DDQ}	Power (+2.5 V) (for I/O buffer)
V _{SSQ}	Ground (for I/O buffer)
V _{REF}	Reference Voltage
NC ¹ , NC ²	Not Connected

PIN ASSIGNMENT (TOP VIEW)

		——-т	C59LM814CF1	-ı	
		гТ	C59LM806CFT	1——	
D0 Vt D0 D0 Vt D0 D0 Vt D0 D0 Vt D0 D0 Vt D0 D0 Vt D0 D0 Vt D0 D0 Vt D0 D0 Vt S0 D0 D0 Vt S0 D0 D0 D0 Vt S0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0	- 1000 00122 0034 0056 0071 0050 001143 NSC 00100123 001	$\begin{tabular}{ c c c c c } & - & - & - & - & - & - & - & - & - & $	400 mil width 875 mil length 66 pin TSOPII 0.65 mm Lead pitch	$\begin{array}{c} - & - \\ 66 & - & - \\ 75 & 50 \\ 64 & - & - \\ 86 \\ 64 & - & - \\ 86 \\ 64 \\ - & - \\ 86 \\ - & $	$\begin{matrix} & V_{SS} \\ DQ15 \\ V_{SSQ} \\ DQ14 \\ DQ12 \\ DQ11 \\ V_{DQ0} \\ DQ12 \\ DQ11 \\ V_{SSQ} \\ DQ12 \\ DQ12 \\ DQ1 \\ V_{DQ0} \\ Q00 \\ V_{DQ0} \\ Q00 \\ V_{DQ0} \\ Q00 \\ Q$

BLOCK DIAGRAM



Note: The TC59LM806CFTI configuration is 4Bank of $32768 \times 256 \times 8$ of cell array with the DQ pins numbered DQ0~DQ7. The TC59LM814CFTI configuration is 4Bank of $32768 \times 128 \times 16$ of cell array with the DQ pins numbered DQ0~DQ15.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	NOTES
V _{DD}	Power Supply Voltage	-0.3~ 3.3	V	
V _{DDQ}	Power Supply Voltage (for I/O buffer)	-0.3~V _{DD} + 0.3	V	
V _{IN}	Input Voltage	-0.3~V _{DD} + 0.3	V	
V _{OUT}	DQ pin Voltage	-0.3~V _{DDQ} + 0.3	V	
V _{REF}	Input Reference Voltage	-0.3~3.3	V	
T _{opr}	Operating Temperature	-40~85	°C	
T _{stg}	Storage Temperature	-55~150	°C	
T _{solder}	Soldering Temperature (10 s)	260	°C	
PD	Power Dissipation	1	W	
I _{OUT}	Short Circuit Output Current	±50	mA	

Caution: Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification.


Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may affect device reliability.

RECOMMENDED DC, AC OPERATING CONDITIONS (Notes: 1)(Ta = -40°~85°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
V _{DD}	Power Supply Voltage	2.35	2.5	2.65	V	
V _{DDQ}	Power Supply Voltage (for I/O buffer)	2.35	V _{DD}	V _{DD}	V	
V _{REF}	Input Reference Voltage	$V_{DDQ}/2 \times 96\%$	V _{DDQ} /2	$V_{DDQ}/2 imes 104\%$	V	2
V _{IH} (DC)	Input DC High Voltage	V _{REF} + 0.2	_	V _{DDQ} + 0.2	V	5
V _{IL} (DC)	Input DC Low Voltage	-0.1	_	V _{REF} – 0.2	V	5
V _{ICK} (DC)	Differential Clock DC Input Voltage	-0.1	_	V _{DDQ} + 0.1	V	10
V _{ID} (DC)	Input Differential Voltage. CLK and CLK inputs (DC)	0.4	_	V _{DDQ} + 0.2	V	7, 10
V _{IH} (AC)	Input AC High Voltage	V _{REF} + 0.35	_	V _{DDQ} + 0.2	V	3, 6
V _{IL} (AC)	Input AC Low Voltage	-0.1	_	V _{REF} – 0.35	V	4, 6
V _{ID} (AC)	Input Differential Voltage. CLK and CLK inputs (AC)	0.7	_	V _{DDQ} + 0.2	V	7, 10
V _X (AC)	Differential AC Input Cross Point Voltage	V _{DDQ} /2 - 0.2	_	V _{DDQ} /2 + 0.2	V	8, 10
V _{ISO} (AC)	Differential Clock AC Middle Level	V _{DDQ} /2 - 0.2	_	V _{DDQ} /2 + 0.2	V	9, 10

Note:

- (1) All voltages referenced to VSS, VSSQ.
- $\label{eq:VREF} \begin{array}{ll} \text{(2)} & V_{REF} \text{ is expected to track variations in } V_{DDQ} \text{ DC level of the transmitting device.} \\ \text{Peak to peak AC noise on } V_{REF} \text{ may not exceed } \pm 2\% \text{ } V_{REF} \text{ (DC).} \end{array}$
- (3) Overshoot limit: V_{IH} (max) = V_{DDQ} + 0.9 V with a pulse width \leq 5 ns.
- (4) Undershoot limit: VIL (min) = -0.9 V with a pulse width ≤ 5 ns.
- (5) V_{IH} (DC) and V_{IL} (DC) are levels to maintain the current logic state.
- (6) V_{IH} (AC) and V_{IL} (AC) are levels to change to the new logic state.
- (7) V_{ID} is magnitude of the difference between CLK input level and \overline{CLK} input level.
- (8) The value of V_X (AC) is expected to equal $V_{DDQ}/2$ of the transmitting device.
- (9) VISO means {VICK (CLK) + VICK ($\overline{\text{CLK}}$)} /2
- (10) Refer to the figure below.



(11) In the case of external termination, VTT (termination voltage) should be gone in the range of VREF (DC) \pm 0.04 V.

<u>CAPACITANCE</u> (V_{DD} , V_{DDQ} = 2.5 V, f = 1 MHz, Ta = 25°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{IN}	Input pin Capacitance	2.5	4.0	pF
C _{INC}	Clock pin (CLK, CLK) Capacitance	2.5	4.0	pF
C _{I/O}	I/O pin (DQ, DQS) Capacitance	4.0	6.0	pF
C _{NC} ¹	NC ¹ pin Capacitance	_	1.5	pF
C _{NC} ²	NC ² pin Capacitance	4.0	6.0	pF

Note: These parameters are periodically sampled and not 100% tested.

The NC^2 pins have additional capacitance for adjustment of the adjacent pin capacitance. The NC^2 pins have Power and Ground clamp.

$\frac{\textbf{RECOMMENDED DC OPERATING CONDITIONS}}{(V_{DD},V_{DDQ}=2.5V\pm0.15V,\,Ta=-40^{\circ}{\sim}85^{\circ}\text{C})}$

SYMBOL	PARAMETER	MAX -60	UNIT	NOTES
I _{DD1S}	$\begin{array}{l} \text{Operating Current} \\ t_{CK} = \text{min}; \ I_{RC} = \text{min}, \\ \text{Read/Write command cycling}, \\ 0 \ V \leq V_{IN} \leq V_{IL} \ (AC) \ (max), \ V_{IH} \ (AC) \ (min) \leq V_{IN} \leq V_{DDQ}, \\ 1 \ \text{bank operation, Burst length} = 4, \\ \text{Address change up to 2 times during minimum } I_{RC}. \end{array}$	170		1, 2
I _{DD2N}	$ \begin{array}{l} \mbox{Standby Current} \\ t_{CK} = \mbox{min}, \ \overline{CS} = V_{IH}, \ \overline{PD} = V_{IH}, \\ 0 \ V \leq V_{IN} \leq V_{IL} \ (AC) \ (max), \ V_{IH} \ (AC) \ (min) \leq V_{IN} \leq V_{DDQ}, \\ \mbox{All banks: inactive state,} \\ \mbox{Other input signals are changed one time during } 4 \times t_{CK}. \end{array} $	35	mA	1
I _{DD2P}	$\begin{array}{l} \mbox{Standby (power down) Current} \\ t_{CK} = min, \ \ CS \ \ = V_{IH}, \ \ PD \ \ = V_{IL} \ (power down), \\ 0 \ V \leq V_{IN} \leq V_{DDQ}, \\ \ \ All \ banks: \ inactive \ state \end{array}$	2		1
I _{DD5}	$ \begin{array}{l} \mbox{Auto-Refresh Current} \\ t_{CK} = \mbox{min; } I_{REFC} = \mbox{min, } \\ \mbox{Auto-Refresh command cycling,} \\ 0 \ V \leq V_{IN} \leq V_{IL} \ (AC) \ (\mbox{max}), \ V_{IH} \ (AC) \ (\mbox{min}) \leq V_{IN} \leq V_{DDQ}, \\ \mbox{Address change up to 2 times during minimum } I_{REFC}. \end{array} $	60		1

SYMBOL		PARAMETER		MAX	UNIT	NOTES
ILI	Input Leakage ($0 V \le V_{IN} \le V$	Current _{DDQ} , all other pins not under test = 0 V)	-5	5	μΑ	
I _{LO}	Output Leakag (Output disable	e Current ed, 0 V \leq V _{OUT} \leq V _{DDQ})	-5	5	μΑ	
I _{REF}	V _{REF} Current		-5	5	μΑ	
I _{OH} (DC)	Normal	Output Source DC Current V _{OH} = V _{DDQ} – 0.4 V	-10	_		3
I _{OL} (DC)	Output Driver	Output Sink DC Current V _{OL} = 0.4 V	10	_		3
I _{OH} (DC)	Strong Output	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4 V$	-11	_		3
I _{OL} (DC)	Driver	Output Sink DC Current V _{OL} = 0.4 V	11	_	mA	3
I _{OH} (DC)	Weaker	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4 V$	-8	_	IIIA	3
I _{OL} (DC)	Output Driver	Output Sink DC Current V _{OL} = 0.4 V	8	_		3
I _{OH} (DC)	Weakest	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4 V$	-7	_		3
I _{OL} (DC)	Output Driver	Output Sink DC Current V _{OL} = 0.4 V	7			3

Notes: 1. These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of $t_{CK},\,t_{RC}$ and $I_{RC}.$

2. These parameters depend on the output loading. The specified values are obtained with the output open.

3. Refer to output driver characteristics for the detail. Output Driver Strength is selected by Extended Mode Register.

AC CHARACTERISTICS AND OPERATING CONDITIONS (Notes: 1, 2)


0.445.01	DADAMETED		-6	-60		NOTEO
SYMBOL	PARAMETER		MIN	MAX	UNIT	NOTES
t _{RC}	Random Cycle Time		30			3
		C _L = 3	6.5	12		3
^t CK	Clock Cycle Time	$C_L = 4$	6	12		3
t _{RAC}	Random Access Time			26		3
t _{CH}	Clock High Time		$0.45 \times t_{CK}$			3
t _{CL}	Clock Low Time		$0.45 \times t_{CK}$	_		3
t _{CKQS}	DQS Access Time from CLK		-0.85	0.85		3, 8
tQSQ	Data Output Skew from DQS		_	0.5		4
t _{AC}	Data Access Time from CLK		-0.85	0.85		3, 8
tон	Data Output Hold Time from CLK		-0.85	0.85		3, 8
t _{QSPRE}	DQS (read) Preamble Pulse Width		$0.9 \times t_{CK} - 0.2$	$1.1 imes t_{CK} + 0.2$		3, 8
t _{HP}	CLK half period (minimum of Actual t_{CH} , t_{CL})		min(t _{CH} , t _{CL})			3
t _{QSP}	DQS (read) Pulse Width		t _{HP} - 0.65			4, 8
tQSQV	Data Output Valid Time from DQS		t _{HP} - 0.65			4, 8
t _{DQSS}	DQS (write) Low to High Setup Time		$0.75 \times t_{CK}$	$1.25 \times t_{CK}$	-	3
t _{DSPRE}	DQS (write) Preamble Pulse Width		$0.4 imes t_{CK}$			4
t _{DSPRES}	DQS First Input Setup Time		0			3
t _{DSPREH}	DQS First Low Input Hold Time		$0.25 \times t_{CK}$	_	ns	3
t _{DSP}	DQS High or Low Input Pulse Width		$0.45 \times t_{CK}$	$0.55 \times t_{CK}$		4
tDSS	DQS Input Falling Edge to Clock Setup Time	C _L = 3	1.5	_		3, 4
USS		$C_L = 4$	1.5	—		3, 4
t _{DSPST}	DQS (write) Postamble Pulse Width		$0.45 \times t_{CK}$			4
t	DOS (write) Bestemble Hold Time	C _L = 3	1.5			3, 4
^t DSPSTH	DQS (write) Postamble Hold Time	$C_L = 4$	1.5			3, 4
t _{DSSK}	UDQS - LDQS Skew (x16)		$-0.5 \times t_{CK}$	$0.5 imes t_{CK}$		
t _{DS}	Data Input Setup Time from DQS		0.6			4
t _{DH}	Data Input Hold Time from DQS		0.6	_		4
tDIPW	Data Input Pulse Width (for each device)		1.9	_		
t _{IS}	Command/Address Input Setup Time		1.0			3
t _{IH}	Command/Address Input Hold Time		1.0	—		3
tIPW	Command/Address Input Pulse Width (for each device)		2.2			
t _{LZ}	Data-out Low Impedance Time from CLK		-0.85	—		3,6,8
t _{HZ}	Data-out High Impedance Time from CLK		—	0.85		3,7,8

AC CHARACTERISTICS AND OPERATING CONDITIONS (Notes: 1, 2) (continued)

SYMBOL	DADAMETED		-6	60	UNIT	NOTEO
STIMBUL	PARAMETER		MIN	MAX	UNIT	NOTES
tQSLZ	DQS-out Low Impedance Time from CLK		-0.85	_		3,6,8
t _{QSHZ}	DQS-out High Impedance Time from CLK		-0.85	0.85		3,7,8
t _{QPDH}	Last output to PD High Hold Time		0		ns	
t _{PDEX}	Power Down Exit Time		2			3
t _T	Input Transition Time		0.1	1		
t _{REFI}	Auto-Refresh Average Interval		0.4	7.8	_	5
t PAUSE	Pause Time after Power-up		200		μS	
	Random Read/Write Cycle Time	$C_L = 3$	5	_		
I _{RC}	(applicable to same bank)	$C_L = 4$	5	_	-	
I _{RCD}	RDA/WRA to LAL Command Input Delay (applicable to same bank)		1	1		
	LAL to RDA/WRA Command Input Delay (applicable to same bank)	$C_L = 3$	4	_		
I _{RAS}		$C_L = 4$	4	—		
I _{RBD}	Random Bank Access Delay (applicable to other bank)		2	_		
I _{RWD}	LAL following RDA to WRA Delay	B _L = 2	2	_		
·KWD	(applicable to other bank)	$B_L = 4$	3	—	cycle	
I _{WRD}	LAL following WRA to RDA Delay (applicable to other bank)		1	_		
1	Made Degister Set Cycle Time	C _L = 3	5			
I _{RSC}	Mode Register Set Cycle Time	$C_L = 4$	5			
I _{PD}	PD Low to Inactive State of Input Buffer		—	1		
I _{PDA}	PD High to Active State of Input Buffer		—	1]	
		$C_L = 3$	15	_]	
IPDV	Power down mode valid from REF command	$C_L = 4$	18	_		
I _{REFC}	Auto-Refresh Cycle Time	C _L = 3	15	_		
IKEFU		$C_L = 4$	18			
ILOCK	DLL Lock-on Time (applicable to RDA comman	nd)	200			

AC TEST CONDITIONS

SYMBOL	PARAMETER	VALUE	UNIT	NOTES
V _{IH (min)}	Input High Voltage (minimum)	V _{REF} + 0.35	V	
V _{IL (max)}	Input Low Voltage (maximum)	V _{REF} – 0.35	V	
V _{REF}	Input Reference Voltage	V _{DDQ} /2	V	
V _{TT}	Termination Voltage	V _{REF}	V	
V _{SWING}	Input Signal Peak to Peak Swing	1.0	V	
Vr	Differential Clock Input Reference Level	V _X (AC)	V	
V _{ID} (AC)	Input Differential Voltage	1.5	V	
SLEW	Input Signal Minimum Slew Rate	1.0	V/ns	
VOTR	Output Timing Measurement Reference Voltage	V _{DDQ} /2	V	



Note:

- (2) If the result of nominal calculation with regard to t_{CK} contains more than one decimal place, the result is rounded up to the nearest decimal place.

(i.e., $t_{DQSS} = 0.75 \times t_{CK}$, $t_{CK} = 6.5$ ns, 0.75×6.5 ns = 4.875 ns is rounded up to 4.9 ns.)


- (3) These parameters are measured from the differential clock (CLK and $\overline{\text{CLK}}$) AC cross point.
- (4) These parameters are measured from signal transition point of DQS crossing V_{REF} level.
- (5) Te tREFI (max) applies to equally distributed refresh method. The tREFI (min) applies to both burst refresh method and distributed refresh method. In such case, the average interval of eight consecutive Auto-Refresh commands has to be more than 400 ns always. In other words, the number of Auto-Refresh cycles which can be performed within 3.2 μs (8 × 400 ns) is to 8 times in the maximum.
- (6) Low Impedance State is specified at VDDQ/2 \pm 0.2 V from steady state.
- (7) High Impedance State is specified where output buffer is no longer driven.
- (8) These parameters depend on the clock jitter. These parameters are measured at stable clock.

POWER UP SEQUENCE

- (1) As for \overline{PD} , being maintained by the low state (≤ 0.2 V) is desirable before a power-supply injection.
- (2) Apply V_{DD} before or at the same time as V_{DDQ} .
- (3) Apply V_{DDQ} before or at the same time as V_{REF} .
- (4) Start clock (CLK, $\overline{\text{CLK}}$) and maintain stable condition for 200 μs (min).
- (5) After stable power and clock, apply DESL and take $\overline{PD} = H$.
- (6) Issue EMRS to enable DLL and to define driver strength. (Note: 1)
- (7) Issue MRS for set \overline{CAS} latency (CL), Burst Type (BT), and Burst Length (BL). (Note: 1)
- (8) Issue two or more Auto-Refresh commands (Note: 1).
- (9) Ready for normal operation after 200 clocks from Extended Mode Register programming.

Note:


(1) Sequence 6, 7 and 8 can be issued in random order.




(2) L = Logic Low, H = Logic High

TIMING DIAGRAMS


Input Timing





Vx

CLK




Vx

VIL ≚

VX


Read Timing (Burst Length = 4)




Note: The correspondence of LDQS, UDQS to DQ. (TC59LM814CFTI)


LDQS	DQ0~DQ7
UDQS	DQ8~DQ15

Write Timing (Burst Length = 4)





Write Timing (x16 device) (Burst Length = 4)



FUNCTION TRUTH TABLE (Notes: 1, 2, 3)

Command Truth Table (Notes: 4)

• The First Command

SYMBOL	FUNCTION	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0
DESL	Device Deselect	Н	×	×	×	×	×	×
RDA	Read with Auto-close	L	Н	BA	UA	UA	UA	UA
WRA	Write with Auto-close	L	L	BA	UA	UA	UA	UA

• The Second Command (The next clock of RDA or WRA command)

SYMBOL	FUNCTION	CS	FN	BA1~ BA0	A14~ A13	A12~ A11	A10~A9	A8	A7	A6~A0
LAL	Lower Address Latch (×16)	Н	×	×	V	V	×	×	×	LA
LAL	Lower Address Latch (×8)	Н	×	×	V	×	×	×	LA	LA
REF	Auto-Refresh	L	×	×	×	×	×	×	×	×
MRS	Mode Register Set	L	×	V	L	L	L	L	V	V

Notes: 1. $L = Logic Low, H = Logic High, \times = either L or H, V = Valid (specified value), BA = Bank Address, UA = Upper Address, LA = Lower Address$

2. All commands are assumed to issue at a valid state.

3. All inputs for command (excluding PDEX) are latched on the crossing point of differential clock input where CLK goes to High.

4. Operation mode is decided by the combination of 1st command and 2nd command. Refer to "STATE DIAGRAM" and the command table below.

Read Command Table

COMMAND (SYMBOL)	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
RDA (1st)	L	Н	BA	UA	UA	UA	UA	
LAL (2nd)	Н	×	×	×	×	LA	LA	5

Notes: 5. For x16 device, A7 is "×" (either L or H).

Write Command Table

• TC59LM814CFTI

COMMAND(SYMBOL)	CS	FN	BA1~ BA0	A14	A13	A12	A11	A10~ A9	A8	A7	A6~A0
WRA (1st)	L	L	BA	UA	UA	UA	UA	UA	UA	UA	UA
LAL (2nd)	Н	×	×	LVW0	LVW1	UVW0	UVW1	×	×	×	LA

• TC59LM806CFTI

COMMAND(SYMBOL)	CS	FN	BA1~ BA0	A14	A13	A12	A11	A10~ A9	A8	A7	A6~A0
WRA (1st)	L	L	BA	UA	UA	UA	UA	UA	UA	UA	UA
LAL (2nd)	Н	×	×	VW0	VW1	×	×	×	×	LA	LA

Notes: 6. A14~ A11 are used for Variable Write Length (VW) control at Write Operation.

FUNCTION TRUTH TABLE (continued)

VW Truth Table

SYMBOL	Function	VW0	VW1
BL=2	Write All Words	L	×
BL=2	Write First One Word	Н	×
	Reserved	L	L
BL=4	Write All Words	Н	L
DL=4	Write First Two Words	L	Н
	Write First One Word	н	Н

Notes: 7. For x16 device, LVW0 and LVW1 control DQ0~DQ7. UVW0 and UVW1 control DQ8~DQ15.

Mode Register Set Command Table

COMMAND (SYMBOL)	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
RDA (1st)	L	Н	×	×	×	×	×	
MRS (2nd)	L	×	V	L	L	V	V	8

Notes: 8. Refer to "MODE REGISTER TABLE".

Auto-Refresh Command Table

FUNCTION	COMMAND	CURRENT	P	D	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
FUNCTION	(SYMBOL)	STATE	n – 1	n	03	LIN	BAT~BAU	A 14~A9	R	Κı	A0~A0	NOTES
Active	WRA (1st)	Standby	Н	Н	L	L	×	×	×	×	×	
Auto-Refresh	REF (2nd)	Active	Н	Н	L	×	×	×	×	×	×	

Power Down Table

FUNCTION	COMMAND	CURRENT	P	D	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
FONCTION	(SYMBOL)	STATE	n – 1	n	05	LIN	DA I~DAU	A14~A9	Ao	AI	A0~A0	NOTES
Power Down Entry	PDEN	Standby	Н	L	Н	×	×	×	×	×	×	9
Power Down Continue	—	Power Down	L	L	×	×	×	×	×	×	×	
Power Down Exit	PDEX	Power Down	L	Н	Н	×	×	×	×	×	×	10

Notes: 9. \overline{PD} should be brought to Low after DQ's state turned high impedance.

10. When \overline{PD} is brought to High from Low, this function is executed asynchronously.

FUNCTION TRUTH TABLE (continued)

CURRENT STATE	P	D	CS	FN	ADDRESS	COMMAND	ACTION	NOTES
CORRENT STATE	n – 1	n	CS	FIN	ADDRE55	COMMAND	ACTION	NOTES
	Н	Н	Н	×	×	DESL	NOP	
	Н	Н	L	Н	BA, UA	RDA	Row activate for Read	
Idle	Н	Н	L	L	BA, UA	WRA	Row activate for Write	
	Н	L	Н	×	×	PDEN	Power Down Entry	12
	Н	L	L	×	×	—	Illegal	
	L	×	×	×	×		Refer to Power Down State	
	Н	Н	Н	×	LA	LAL	Begin Read	
	Н	Н	L	×	Op-code	MRS/EMRS	Access to Mode Register	
Row Active for Read	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×	MRS/EMRS	Illegal	
	L	×	×	×	×		Invalid	
	Н	Н	Н	×	LA	LAL	Begin Write	
	Н	Н	L	×	×	REF	Auto-Refresh	
Row Active for Write	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×	REF	Illegal	
	L	×	×	×	×		Invalid	
	Н	Н	Н	×	×	DESL	Continue Burst Read to End	
	Н	Н	L	Н	BA, UA	RDA	Illegal	13
Read	Н	Н	L	L	BA, UA	WRA	Illegal	13
Neau	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×	—	Illegal	
	L	×	×	×	×		Invalid	
	н	н	н	×	×	DESL	Data Write&Continue Burst Write to End	
	Н	Н	L	Н	BA, UA	RDA	Illegal	13
Write	Н	Н	L	L	BA, UA	WRA	Illegal	13
	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×	—	Illegal	
	L	×	×	×	×	—	Invalid	
	Н	Н	Н	×	×	DESL	NOP \rightarrow Idle after I _{REFC}	
	Н	Н	L	Н	BA, UA	RDA	Illegal	
Auto-Refreshing	Н	Н	L	L	BA, UA	WRA	Illegal	
Auto-Refleshing	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×	—	Illegal	
	L	×	×	×	×	—	Illegal	
	Н	Н	Н	×	×	DESL	$NOP \rightarrow Idle after I_{RSC}$	
	Н	Н	L	Н	BA, UA	RDA	Illegal	
Mode Register	Н	Н	L	L	BA, UA	WRA	Illegal	
Accessing	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×		Illegal	
	L	×	×	×	×		Invalid	
	Н	×	×	×	х		Invalid	
	L	L	×	×	×	_	Maintain Power Down Mode	
Power Down	L	н	н	×	×	PDEX	Exit Power Down Mode \rightarrow Idle after tPDEX	
	L	Н	L	×	×	_	Illegal	1

Notes: 12. Illegal if any bank is not idle.

13. Illegal to bank in specified states; Function may be legal in the bank inidicated by Bank Address (BA).

MODE REGISTER TABLE

Regular Mode Register (Notes: 1)

ADDR	ESS		BA1 ^{*1}	BA0 ^{*1}	A14~A8	A	.7 ^{*3}	A6~A	44	A3	A2~A0
Regis	ster		0	0	0	-	TE	CL		BT	BL
	A7 0 1	Reç	T MODE (TE) gular (default) t Mode Entry				A3 0 1	Se	T TYP equent		
A6	A5	A4	CAS LATE	NCY (CL)		A2	A1	A0	BURS	T LENGTH (E	L)
0	0	×	Reserv		Γ	0	0	0	F	Reserved ^{*2}	7
0	1	0	Reserv	ved ^{*2}		0	0	1		2	
0	1	1	3		Γ	0	1	0		4	
1	0	0	4			0	1	1		Reserved ^{*2}	
1	0	1	Reserv			1	×	×	Г	(eserved	
1	1	×	Reserv	ved ^{*2}							

Extended Mode Register (Notes: 4)


ADDRESS	BA1 ^{*4}	BA0 [*]	4	A14~A7	A6	A5~A2	A1	A0 ^{*5}		
Register	0	1		0	DIC	0	DIC	DS		
					\downarrow		\downarrow			
		A6	A1	OUTF	OT DRIVE IM	PEDANCE CO	NTROL (DIC)			
		0	0		Norma	Normal Output Driver				
		0	1		Strong	g Output Driver				
		1	0		Weake	er Output Drive	r			
		1	1		Weake	st Output Drive	er			

A0	DLL SWITCH (DS)
0	DLL Enable
1	DLL Disable

Notes: 1. Regular Mode Register is chosen using the combination of BA0 = 0 and BA1 = 0.


- $\label{eq:constraint} \textbf{2.} \quad \text{``Reserved'' places in Regular Mode Register should not be set.}$
- A7 in Regular Mode Register must be set to "0" (low state). Because Test Mode is specific mode for supplier.
- 4. Extended Mode Register is chosen using the combination of BA0 = 1 and BA1 = 0.
- 5. A0 in Extended Mode Register must be set to "0" to enable DLL for normal operation.

STATE DIAGRAM




TIMING DIAGRAMS


SINGLE BANK READ TIMING (CL = 3)




SINGLE BANK READ TIMING (CL = 4)




SINGLE BANK WRITE TIMING (CL = 3)




SINGLE BANK WRITE TIMING (CL = 4)




SINGLE BANK READ-WRITE TIMING (CL = 3)







MULTIPLE BANK READ TIMING (CL = 3)




MULTIPLE BANK READ TIMING (CL = 4)




MULTIPLE BANK WRITE TIMING (CL = 3)




MULTIPLE BANK READ-WRITE TIMING (BL = 2)




MULTIPLE BANK READ-WRITE TIMING (BL = 4)






Refer to "VW Truth Table".

MODE REGISTER SET TIMING (CL = 3, BL = 2)



<u>POWER DOWN TIMING</u> (CL = 3, BL = 2)



Read cycle to Power Down Mode

Note: "×" is don't care


 I_{PD} is defined from the first clock rising edge after $\ \overline{PD} \$ is brought to "Low".

 $I_{\underline{PDA}}$ is defined from the first clock rising edge after \overline{PD} is brought to "High".

- $\overline{\text{PD}}$ must be kept "High" level until end of Burst data output.
- $\overline{\text{PD}}$ should be brought to high within $t_{\text{REFI}(\text{max})}$ to maintain the data written into cell.

POWER DOWN TIMING (CL = 4)


Write cycle to Power Down Mode



PD must be kept "High" level until WL+2 clock cycles from LAL command.

 $\overrightarrow{\text{PD}}$ should be brought to high within $t_{\text{REFI}(\text{max})}$ to maintain the data written into cell.

<u>AUTO-REFRESH TIMING</u> (CL = 3, BL = 4)



 t_{REFI} is specified to avoid partly concentrated current of Refresh operation that is activated larger area than Read / Write operation.

FUNCTIONAL DESCRIPTION

Network FCRAM

The FCRAMTM is an acronym of Fast Cycle Random Access Memory. The Network FCRAMTM is competent to perform fast random core access, low latency, low consumption and high-speed data transfer.

PIN FUNCTIONS

CLOCK INPUTS: CLK & CLK

The CLK and $\overline{\text{CLK}}$ inputs are used as the reference for synchronous operation. CLK is master clock input. The $\overline{\text{CS}}$, FN and all address input signals are sampled on the crossing of the positive edge of CLK and the negative edge of $\overline{\text{CLK}}$. The DQS and DQ output data are referenced to the crossing point of CLK and $\overline{\text{CLK}}$. The timing reference point for the differential clock is when the CLK and $\overline{\text{CLK}}$ signals cross during a transition.

POWER DOWN: PD

The \overline{PD} input controls the entry to the Power Down. The \overline{PD} input does not have a Clock Suspend function like a CKE input of a standard SDRAMs, therefore it is illegal to bring \overline{PD} pin into low state if any Read or Write operation is being performed.

CHIP SELECT & FUNCTION CONTROL: CS & FN

The \overline{CS} and FN inputs are a control signal for forming the operation commands on FCRAMTM. Each operation mode is decided by the combination of the two consecutive operation commands using the \overline{CS} and FN inputs.

BANK ADDRESSES: BA0 & BA1

The BA0 and BA1 inputs are latched at the time of assertion of the RDA or WRA command and are selected the bank to be used for the operation.

	BA0	BA1
Bank #0	0	0
Bank #1	1	0
Bank #2	0	1
Bank #3	1	1

ADDRESS INPUTS: A0~A14

Address inputs are used to access the arbitrary address of the memory cell array within each bank. The Upper Addresses with Bank addresses are latched at the RDA or WRA command and the Lower Addresses are latched at the LAL command. The A0 to A14 inputs are also used for setting the data in the Regular or Extended Mode Register set cycle.

	UPPER ADDRESS	LOWER ADDRESS
TC59LM806CFTI	A0~A14	A0~A7
TC59LM814CFTI	A0~A14	A0~A6

DATA INPUT/OUTPUT: DQ0~DQ7 or DQ15

The input data of DQ0 to DQ15 are taken in synchronizing with the both edges of DQS input signal. The output data of DQ0 to DQ15 are outputted synchronizing with the both edges of DQS output signal.

DATA STROBE: DQS or LDQS, UDQS

The DQS is bi-directional signal. Both edges of DQS are used as the reference of data input or output. The LDQS is allotted for Lower Byte (DQ0 to DQ7) Data. The UDQS is allotted for Upper Byte (DQ8 to DQ15) Data. In write operation, the DQS used as an input signal is utilized for a latch of write data. In read operation, the DQS that is an output signal provides the read data strobe.

POWER SUPPLY: VDD, VDDQ, VSS, VSSQ

 V_{DD} and V_{SS} are power supply pins for memory core and peripheral circuits. V_{DDQ} and V_{SSQ} are power supply pins for the output buffer.

REFERENCE VOLTAGE: VREF

V_{REF} is reference voltage for all input signals.

COMMAND FUNCTIONS and OPERATIONS

TC59LM814/06CFTI are introduced the two consecutive command input method. Therefore, except for Power Down mode, each operation mode decided by the combination of the first command and the second command from stand-by states of the bank to be accessed.

<u>Read Operation</u> (1st command + 2nd command = RDA + LAL)

Issuing the RDA command with Bank Addresses and Upper Addresses to the idle bank puts the bank designated by Bank Address in a read mode. When the LAL command with Lower Addresses is issued at the next clock of the RDA command, the data is read out sequentially synchronizing with the both edges of DQS output signal (Burst Read Operation). The initial valid read data appears after CAS latency from the issuing of the LAL command. The valid data is outputted for a burst length. The CAS latency, the burst length of read data and the burst type must be set in the Mode Register beforehand. The read operated bank goes back automatically to the idle state after l_{RC} .

Write Operation (1st command + 2nd command = WRA + LAL)

Issuing the WRA command with Bank Addresses and Upper Addresses to the idle bank puts the bank designated by Bank Address in a write mode. When the LAL command with Lower Addresses is issued at the next clock of the WRA command, the input data is latched sequentially synchronizing with the both edges of DQS input signal (Burst Write Operation). The data and DQS inputs have to be asserted in keeping with clock input after \overline{CAS} latency-1 from the issuing of the LAL command. The DQS have to be provided for a burst length. The \overline{CAS} latency and the burst type must be set in the Mode Register beforehand. The write operated bank goes back automatically to the idle state after I_{RC} .

Auto-Refresh Operation (1st command + 2nd command = WRA + REF)

TC59LM814/06CFTI are required to refresh like a standard SDRAM. The Auto-Refresh operation is begun with the REF command following to the WRA command. The Auto-Refresh mode can be effective only when all banks are in the idle state. In a point to notice, the write mode started with the WRA command is canceled by the REF command having gone into the next clock of the WRA command instead of the LAL command. The minimum period between the Auto-Refresh command and the next command is specified by l_{REFC} . However, about a synthetic average interval of Auto-Refresh command, it must be careful. In case of equally distributed refresh, Auto-Refresh command has to be issued within once for every 7.8 µs by the maximum. In case of burst refresh or random distributed refresh, the average interval of eight consecutive Auto-Refresh command has to be more than 400 ns always. In other words, the number of Auto-Refresh cycles which can be performed within 3.2 µs (8 × 400 ns) is to 8 times in the maximum.

<u>Power Down Mode</u> ($\overline{PD} = "L"$)

When all banks are in the idle state and all outputs are in Hi-Z states, the TC59LM814/06CFTI become Power Down Mode by asserting \overline{PD} is "Low". When the device enters the Power Down Mode, all input and output buffers except for \overline{PD} are disabled after specified time. Therefore, the power dissipation lowers. To exit the Power Down Mode, \overline{PD} has to be brought to "High" and the DESL command has to be issued at next CLK rising edge after \overline{PD} goes high. The Power Down exit function is asynchronous operation.

<u>Mode Register Set</u> (1st command + 2nd command = RDA + MRS)

When all banks are in the idle state, issuing the MRS command following to the RDA command can program the Mode Register. In a point to notice, the read mode started with the RDA command is canceled by the MRS command having gone into the next clock of the RDA command instead of the LAL command. The data to be set in the Mode Register is transferred using A0 to A14, BA0 and BA1 address inputs. The TC59LM814/06CFTI have two mode registers. These are Regular and Extended Mode Register. The Regular or Extended Mode Register is chosen by BA0 and BA1 in the MRS command. The Regular Mode Register designates the operation mode for a read or write cycle. The Regular Mode Register has four function fields.

The four fields are as follows:

- (R-1) Burst Length field to set the length of burst data
- (R-2) Burst Type field to designate the lower address access sequence in a burst cycle
- (R-3) \overline{CAS} Latency field to set the access time in clock cycle
- (R-4) Test Mode field to use for supplier only.

The Extended Mode Register has two function fields.

The two fields are as follows:

- (E-1) DLL Switch field to choose either DLL enable or DLL disable
- (E-2) Output Driver Impedance Control field.

Once those fields in the Mode Register are set up, the register contents are maintained until the Mode Register is set up again by another MRS command or power supply is lost. The initial value of the Regular or Extended Mode Register after power-up is undefined, therefore the Mode Register Set command must be issued before proper operation.

• Regular Mode Register/Extended Mode Register change bits (BA0, BA1) These bits are used to choose either Regular MRS or Extended MRS

BA1	BA0	Mode Register Set
0	0	Regular MRS
0	1	Extended MRS
1	×	Reserved

Regular Mode Register Fields

- (R-1) Burst Length field (A2 to A0)
 - This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2 or 4 words.

A2	A1	A0	BURST LENGTH
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	Reserved
1	×	×	Reserved


(R-2) Burst Type field (A3)

The Burst Type can be chosen Interleave mode or Sequential mode. When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both burst types support burst length of 2 and 4 words.

A3	BURST TYPE
0	Sequential
1	Interleave

• Addressing sequence of Sequential mode (A3)

A column access is started from the inputted lower address and is performed by incrementing the lower address input to the device. The address is varied by the Burst Length as the following.



Addressing sequence for Sequential mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	
Data 1	n + 1	not carried from LA0~LA1
Data 2	n + 2	4 words (address bits is LA1, LA0) not carried from LA1~LA2
Data 3	n + 3	

• Addressing sequence of Interleave mode

A column access is started from the inputted lower address and is performed by interleaving the address bits in the sequence shown as the following.

DATA		ACCESS ADDRESS					BURST LENGTH			
Data 0	···A8	A7	A6	A5	A4	A3	A2	A1	A0) } 2 words
Data 1	···A8	A7	A6	A5	A4	A3	A2	A1	ĀŪ	
Data 2	···A8	A7	A6	A5	A4	A3	A2	Ā1	A0	4 words
Data 3	···A8	A7	A6	A5	A4	A3	A2	Ā1	ĀŌ	J

Addressing sequence for Interleave mode

(R-3) \overline{CAS} Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the LAL command following the RDA command to the first data read. The minimum values of \overline{CAS} Latency depends on the frequency of CLK. In a write mode, the place of clock which should input write data is \overline{CAS} Latency cycles – 1.

A6	A5	A4	CAS LATENCY
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

(R-4) Test Mode field (A7)

This bit is used to enter Test Mode for supplier only and must be set to "0" for normal operation.

(R-5) Reserved field in the Regular Mode Register

• Reserved bits (A8 to A14) These bits are reserved for future operations. They must be set to "0" for normal operation.

Extended Mode Register fields

(E-1) DLL Switch field (A0)

This bit is used to enable DLL. When the A0 bit is set "0", DLL is enabled.

(E-2) Output Driver Impedance Control field (A1 / A6)

This bit is used to choose Output Driver Strength. Four types of Driver Strength are supported.

A6	A1	OUTPUT DRIVER IMPEDANCE CONTROL
0	0	Normal Output Driver
0	1	Strong Output Driver
1	0	Weaker Output Driver
1	1	Weakest Output Driver


(E-3) Reserved field (A2 to A5, A7 to A14)

These bits are reserved for future operations and must be set to "0" for normal operation.

PACKAGE DIMENSIONS

TSOPII 66-P-400-0.65

Unit : mm



Weight: 0.51 g (typ.)

REVISION HISTORY

- Rev.0.9 (Feb. 25 '2004)

• Data Sheet is released.

- Rev1.0 (Apr. 16 '2004)

• Auto Refresh cycle time is changed to 7.8µs from 3.9µs. (P1, P8, P32)

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
 TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.