18Mb 1x2Lp LVCMOS High Speed Synchronous SRAMs (512Kb x 36 or 1Mb x 18)

Preliminary

Description

The CXK79M36C163GB (organized as 524,288 words by 36 bits) and the CXK79M18C163GB (organized as 1,048,576 words by 18 bits) are high speed CMOS synchronous static RAMs with common I/O pins. They are manufactured in compliance with the JEDEC-standard 209 pin BGA package pinouts defined for SigmaRAMs. They integrate input registers, high speed RAM, output registers, and a two-deep write buffer onto a single monolithic IC. Double Data Rate (DDR) Pipelined (PL) read operations and Late Write (LW) write operations are supported, providing a high-performance user interface. Positive and negative output clocks are provided for applications requiring source-synchronous operation.

All address and control input signals are registered on the rising edge of the CK input clock.

During read operations, output data is driven valid twice, from both the rising and falling edges of CK, beginning one full cycle after the address and control signals are registered.

During write operations, input data is registered twice, on both the rising and falling edges of CK, beginning one full cycle after the address and control signals are registered.

Because two pieces of data are always transferred during read and write operations, the least significant address bit of the internal memory array is not available as an external address pin to these devices. Consequently, the number of external address pins available to each device is one less than the specified depth of the device (i.e. the 512Kb x 36 device has 18, not 19, external address pins, and the 1Mb x 18 device has 19, not 20, external address pins). And, the user cannot choose the order in which the two pieces of data are read. Read data is always provided in the same order in which it is written.

Output drivers are series-terminated, and output impedance is selectable via the ZQ control pin. When ZQ is tied "low", the impedance of the SRAM's output drivers is set to $\sim 25\Omega$ When ZQ is tied "high" or left unconnected, the impedance of the SRAM's output drivers is set to $\sim 50\Omega$.

300 MHz operation (600 Mbps) is obtained from a single 1.8V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

Features

•	3 Speed Bins	Cycle Time / Data Access Time
	-33	3.3ns / 1.8ns
	-4	4.0ns / 2.1ns
	-5	5.0ns / 2.3ns

- Single 1.8V power supply (V_{DD}): 1.7V (min) to 1.95V (max)
- Dedicated output supply voltage (V_{DDO}): 1.4V (min) to V_{DD} (max)
- LVCMOS-compatible I/O interface
- Common I/O
- Double Data Rate (DDR) data transfers
- Pipelined (PL) read operations
- Late Write (LW) write operations
- · Burst capability with internally controlled Linear Burst address sequencing
- Burst length of two or four, with automatic address wrap
- Full read/write data coherency
- Single-ended input clock (CK)
- Data-referenced output clocks (CQ1, CQ1, CQ2, CQ2)
- Selectable output driver impedance via dedicated control pin (ZQ)
- Depth expansion capability (2 or 4 banks) via programmable chip enables (E2, E3, EP2, EP3)
- JTAG boundary scan (subset of IEEE standard 1149.1)
- 209 pin (11x19), 1mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

512Kb x 36 Pin Assignment (Top View)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	NC	A	E2	A	ADV	A	E3	A	DQ	DQ
В	NC	NC	MCL (2)	NC	A (x36)	$\overline{\mathrm{W}}$	A	MCL (2)	NC	DQ	DQ
C	NC	NC	NC	MCL (2)	NC (144M)	E1	NC (x18)	NC	MCL (2)	DQ	DQ
D	NC	NC	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	DQ	DQ
E	NC	DQ	V _{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	NC	DQ
F	DQ	DQ	V_{SS}	V_{SS}	V_{SS}	ZQ	V_{SS}	V_{SS}	V_{SS}	NC	NC
G	DQ	DQ	V _{DDQ}	V_{DDQ}	V_{DD}	EP2	V_{DD}	V_{DDQ}	V_{DDQ}	NC	NC
Н	DQ	DQ	V _{SS}	V_{SS}	V_{SS}	EP3	V_{SS}	V_{SS}	V_{SS}	NC	NC
J	DQ	DQ	V _{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	V_{DDQ}	V_{DDQ}	NC	NC
K	CQ2	CQ2	CK	NC	V_{SS}	MCL	V_{SS}	NC	NC	CQ1	CQ1
L	NC	NC	V _{DDQ}	V _{DDQ}	V_{DD}	MCL	V_{DD}	V _{DDQ}	V _{DDQ}	DQ	DQ
M	NC	NC	V _{SS}	V_{SS}	V_{SS}	MCH	V_{SS}	V_{SS}	V_{SS}	DQ	DQ
N	NC	NC	V _{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	V_{DDQ}	V _{DDQ}	DQ	DQ
P	NC	NC	V _{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQ	DQ
R	DQ	NC	V _{DDQ}	V_{DDQ}	V_{DD}	V _{DD}	V_{DD}	V_{DDQ}	V _{DDQ}	DQ	NC
T	DQ	DQ	V _{SS}	NC	NC	MCL	NC	NC	V_{SS}	NC	NC
U	DQ	DQ	NC	A	NC (72M)	A	NC (36M)	A	NC	NC	NC
V	DQ	DQ	A	A	A	A1	A	A	A	NC	NC
W	DQ	DQ	TMS	TDI	A	MCL (1)	A	TDO	TCK	NC	NC

Notes:

- 1: Pin 6W is defined as Address Pin A0 in Single Data Rate (SDR) Common I/O SigmaRAMs. However, it must be tied "low" in this device. The least significant address bit of the internal memory array is not available as an externally controlled address pin in Double Data Rate (DDR) Common I/O SigmaRAMs.
- 2. Pins 3B, 4C, 8B, and 9C are defined as Byte Write Enable Pins \overline{Bx} in x36 Single Data Rate (SDR) Common I/O Sigma-RAMs. However, they must be tied "low" in this device. Byte Write functionality is not supported in Double Data Rate (DDR) Common I/O SigmaRAMs.

1Mb x 18 Pin Assignment (Top View)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	NC	A	E2	A	ADV	A	ЕЗ	A	NC	NC
В	NC	NC	MCL (2)	NC	A (x36)	$\overline{\mathbb{W}}$	A	NC	NC	NC	NC
С	NC	NC	NC	NC	NC (144M)	ĒΊ	A (x18)	NC	MCL (2)	NC	NC
D	NC	NC	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	NC	NC
E	NC	DQ	V _{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V _{DDQ}	NC	NC
F	DQ	DQ	V_{SS}	V_{SS}	V_{SS}	ZQ	V_{SS}	V_{SS}	V_{SS}	NC	NC
G	DQ	DQ	V_{DDQ}	V_{DDQ}	V_{DD}	EP2	V_{DD}	V_{DDQ}	V _{DDQ}	NC	NC
Н	DQ	DQ	V_{SS}	V_{SS}	V_{SS}	EP3	V_{SS}	V_{SS}	V _{SS}	NC	NC
J	DQ	DQ	V_{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	V_{DDQ}	V _{DDQ}	NC	NC
K	CQ2	CQ2	CK	NC	V _{SS}	MCL	V_{SS}	NC	NC	CQ1	CQ1
L	NC	NC	V_{DDQ}	V_{DDQ}	V _{DD}	MCL	V_{DD}	V _{DDQ}	V _{DDQ}	DQ	DQ
M	NC	NC	V_{SS}	V_{SS}	V _{SS}	MCH	V _{SS}	V _{SS}	V _{SS}	DQ	DQ
N	NC	NC	V_{DDQ}	V_{DDQ}	V _{DD}	MCH	V_{DD}	V _{DDQ}	V _{DDQ}	DQ	DQ
P	NC	NC	V_{SS}	V_{SS}	V _{SS}	MCL	V_{SS}	V_{SS}	V _{SS}	DQ	DQ
R	NC	NC	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V _{DDQ}	DQ	NC
T	NC	NC	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	NC	NC
U	NC	NC	NC	A	NC (72M)	A	NC (36M)	A	NC	NC	NC
V	NC	NC	A	A	A	A1	A	A	A	NC	NC
W	NC	NC	TMS	TDI	A	A0	A	TDO	TCK	NC	NC

Notes:

- 1: Pin 6W is defined as Address Pin A0 in Single Data Rate (SDR) Common I/O SigmaRAMs. However, it must be tied "low" in this device. The least significant address bit of the internal memory array is not available as an externally controlled address pin in DDR Common I/O SigmaRAMs.
- 2. Pins 3B and 9C are defined as Byte Write Enable Pins \overline{Bx} in x18 Single Data Rate (SDR) Common I/O SigmaRAMs. However, they must be tied "low" in this device. Byte Write functionality is not supported in Double Data Rate (DDR) Common I/O SigmaRAMs.

Pin Description

Symbol	Type	Quantity	Description
A	Input	x36 = 17 $x18 = 18$	Address Inputs - Registered on the rising edge of CK.
A1	Input	1	Address Input 1 - Registered on the rising edge of CK. Initializes burst counter.
DQ	I/O	x36 = 36 $x18 = 18$	Data Inputs / Outputs - Registered on the rising and falling edges of CK during write operations. Driven from the rising and falling edges of CK during read operations.
CK	Input	1	Input Clock
$CQ1, \overline{CQ1}$ $CQ2, \overline{CQ2}$	Output	4	Output Clocks
ΕΊ	Input	1	Chip Enable Control Input - Registered on the rising edge of CK.
E2, E3	Input	2	Programmable Chip Enable Control Inputs - Registered on the rising edge of CK. See the Clock Truth Table and Depth Expansion sections for further information.
EP2, EP3	Input	2	Programmable Chip Enable Active-Level Select Inputs - These pins must be tied "high" or "low" at power-up. See the Clock Truth Table and Depth Expansion sections for further information.
ADV	Input	1	Address Advance Control Input - Registered on the rising edge of CK. ADV = 0 loads a new address and begins a new operation when the device is enabled. ADV = 1 increments the address and continues the previous operation when the device is enabled. See the Clock Truth Table section for further information.
$\overline{\mathbf{W}}$	Input	1	Write Enable Control Input - Registered on the rising edge of CK. $\overline{W} = 0$ specifies a write operation when ADV = 0 and the device is enabled. $\overline{W} = 1$ specifies a read operation when ADV = 0 and the device is enabled. See the Clock Truth Table section for further information.
ZQ	Input	1	Output Impedance Control Input - This pin must be tied "high" or "low" at power-up. $ZQ=0 \text{selects \sim25$}\Omega \text{ output impedance} \\ ZQ=1 \text{selects \sim50$}\Omega \text{ output impedance} \\ \text{Note: This pin can also be left unconnected. It is weakly pulled "high" internally.}$
V _{DD}		14	1.8V Core Power Supply - Core supply voltage.
V _{DDQ}		24	Output Power Supply - Output buffer supply voltage.
V _{SS}		30	Ground
TCK	Input	1	JTAG Clock
TMS	Input	1	JTAG Mode Select - Weakly pulled "high" internally.
TDI	Input	1	JTAG Data In - Weakly pulled "high" internally.
TDO	Output	1	JTAG Data Out
MCL	*Input*	x36 = 10 $x18 = 8$	Must Connect "Low" - May not be actual input pins.
MCH	*Input*	3	Must Connect "High" - May not be actual input pins.
NC		x36 = 57 $x18 = 76$	No Connect - These pins are true no-connects, i.e. there is no internal chip connection to these pins. They can be left unconnected or tied directly to V_{DD} , V_{DDQ} , or V_{SS} .


Clock Truth Table

CK	E1 (t _n)	E (t _n)	ADV (t _n)	\overline{W} (t_n)	Previous Operation	Current Operation	DQ/CQ (t _n)	DQ/CQ (t _{n+1/2})	DQ/CQ (t _{n+1})	DQ/CQ (t _{n+1} 1/ ₂)
\uparrow	X	F	0	X	X	Bank Deselect	*:	**	Hi-Z	
\uparrow	X	X	1	X	Bank Deselect	Bank Deselect (Continue)	Hi	-Z	Hi	-Z
\uparrow	1	Т	0	X	X	Deselect	***		Hi-Z/CQ	
\uparrow	X	X	1	X	Deselect	Deselect (Continue)	Hi-Z/CQ		Hi-Z/CQ	
1	0	T	0	0	X	Write Loads new address	***	***	D1/CQ	D2/CQ
1	X	X	1	X	Write	Write Continue Increments address by 2	D1/CQ	D2/CQ	D3/CQ	D4/CQ
\uparrow	0	Т	0	1	X	Read Loads new address	***	***	Q1/CQ	Q2/CQ
\uparrow	X	X	1	X	Read	Read Continue Increments address by 2	Q1/CQ	Q2/CQ	Q3/CQ	Q4/CQ

Notes:

- 1. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
- 2. "***" indicates that the DQ input requirement or output state and the CQ output state are determined by the previous operation.
- 3. If E2 = EP2 and E3 = EP3 then E = "T" else E = "F".
- 4. DQs are tri-stated in response to Bank Deselect, Deselect, and Write commands, one full cycle after the command is sampled.
- 5. CQs are tri-stated in response to Bank Deselect commands only, one full cycle after the command is sampled.
- 6. One (1) Continue operation may be initiated after a Read or Write operation is initiated to burst transfer four (4) distinct pieces of data per single external address input. If a second (2nd) Continue operation is initiated, the internal address wraps back to the initial external (base) address.

State Diagram



Notes:

- 1. The notation "X,X,X,X" controlling the state transitions above indicate the states of inputs $\overline{E1}$, E, ADV, and \overline{W} respectively.
- 2. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
- 3. If E2 = EP2 and E3 = EP3 then E = "T" else E = "F".

•Burst (Continue) Operations

Because two pieces of data are always transferred during read and write operations, the least significant address bit (A0) of the internal memory array is not available as an external address pin to these devices. Rather, the address bit is set to "0" internally prior to the first data transfer and set to "1" internally prior to the second data transfer. Consequently, the two pieces of data transferred during read and write operations are always read in the same address sequence in which they are written.

Burst operations follow the simple address sequence depicted in the table below:

	A1	A1	Sequence Key
1st (Base) Address	0	1	A1
2nd Address	1	0	A1

One (1) Continue operation may be initiated after a Read or Write operation is initiated to burst transfer four (4) distinct pieces of data per single external address input. If a second (2nd) Continue operation is initiated, the internal address wraps back to the initial external (base) address.

Depth Expansion

Depth expansion in these devices is supported via programmable chip enables E2 and E3. The active levels of E2 and E3 are programmable through the static inputs EP2 and EP3 respectively. When EP2 is tied "high", E2 functions as an active-high input. When EP2 is tied "low", E2 functions as an active-low input. Similarly, when EP3 is tied "high", E3 functions as an active-high input. And, when EP3 is tied "low", E3 functions as an active-low input.

The programmability of E2 and E3 allows four banks of depth expansion to be accomplished with no additional logic. By programming E2 and E3 of four devices in a binary sequence (00, 01, 10, 11), and by driving E2 and E3 with external address signals, the four devices can be made to look like one larger device.

When these devices are deselected via chip enable $\overline{E1}$, the output clocks continue to toggle. However, when these devices are deselected via programmable chip enables E2 or E3, the output clocks are forced to a Hi-Z state. See the Clock Truth Table for further information.

Output Driver Impedance Control

The impedance of the data and clock output drivers in these devices can be controlled via the static input ZQ. When ZQ is tied "low", output driver impedance is set to $\sim 25\Omega$ When ZQ is tied "high" or left unconnected, output driver impedance is set to $\sim 50\Omega$. See the DC Electrical Characteristics section for further information.

Power-Up Sequence

For reliability purposes, Sony recommends that power supplies power up in the following sequence: V_{SS} , V_{DD} , V_{DDQ} , and Inputs. V_{DDQ} should never exceed V_{DD} . If this power supply sequence cannot be met, a large bypass diode may be required between V_{DD} and V_{DDQ} . Please contact Sony Memory Application Department for further information.

•Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Supply Voltage	V_{DD}	-0.5 to +2.5	V
Output Supply Voltage	V _{DDQ}	-0.5 to +2.3	V
Input Voltage (Address, Control, Data, Clock) (MCL pins 3B, 8B, 4C, 9C, 6W)	V _{IN}	-0.5 to V _{DDQ} +0.5 (2.3V max)	V
Input Voltage (EP2, EP3, ZQ) (MCH pins 6J, 6M, 6N) (MCL pins 6D, 6K, 6L, 6P, 6T)	V _{MIN}	-0.5 to V _{DD} +0.5 (2.5V max)	V
Input Voltage (TCK, TMS, TDI)	V _{TIN}	-0.5 to V _{DD} +0.5 (2.5V max)	V
Operating Temperature	T _A	0 to 85	°C
Junction Temperature	T_{J}	0 to 110	°C
Storage Temperature	T _{STG}	-55 to 150	°C

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

•BGA Package Thermal Characteristics

Parameter	Symbol	Rating	Units
Junction to Case Temperature	$\Theta_{ m JC}$	3.6	°C/W

•I/O Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz})$$

Parameter		Symbol	Test conditions	Min	Max	Units
	Address	C_{IN}	$V_{IN} = 0V$		3.5	pF
Input Capacitance	Control	C _{IN}	$V_{IN} = 0V$		3.5	pF
	CK Clock	C _{KIN}	$V_{KIN} = 0V$		4.0	pF
Output Capacitance	Data	C_{OUT}	$V_{OUT} = 0V$		4.5	pF
Output Capacitance	CQ Clock	C _{OUT}	$V_{OUT} = 0V$		4.5	pF

Note: These parameters are sampled and are not 100% tested.

•DC Recommended Operating Conditions

$$(V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}C)$$

Parameter	Symbol	Min	Тур	Max	Units	Notes
Supply Voltage	V_{DD}	1.7	1.8	1.95	V	
Output Supply Voltage	V _{DDQ}	1.4		V _{DD}	V	
Input High Voltage (Address, Control, Data, Clock)	V _{IH}	$V_{DDQ}/2 + 0.3$		$V_{DDQ} + 0.3$	V	1
Input Low Voltage (Address, Control, Data, Clock)	V _{IL}	-0.3		V _{DDQ} /2 - 0.3	V	2
Input High Voltage (EP2, EP3, MCH, ZQ)	$V_{ m MIH}$	$V_{DDQ}/2 + 0.4$		$V_{DD} + 0.3$	V	
Input Low Voltage (EP2, EP3, MCL, ZQ)	V _{MIL}	-0.3		V _{DDQ} /2 - 0.4	V	

^{1.} V_{IH} (max) $AC = V_{DDQ} + 0.9V$ for pulse widths less than one-quarter of the cycle time ($t_{CYC}/4$).

^{2.} V_{IL} (min) AC = -0.9V for pulse widths less than one-quarter of the cycle time ($t_{CYC}/4$).

•DC Electrical Characteristics

 $(V_{DD} = 1.8V \pm 0.1V, \, V_{SS} = 0V, \, T_A = 0 \, \, to \, \, 85^oC)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	Notes
Input Leakage Current (Address, Control, Clock)	I_{LI}	$V_{IN} = V_{SS}$ to V_{DDQ}	-5		5	uA	
Input Leakage Current (EP2, EP3)	I _{MLI1}	$V_{MIN} = V_{SS}$ to V_{DD}	-10		10	uA	
Input Leakage Current (MCH)	I _{MLI2}	$V_{MIN} = V_{MIH}$ (min) to V_{DD}	-10		10	uA	
Input Leakage Current (MCL)	I _{MLI3}	$V_{MIN} = V_{SS}$ to V_{MIL} (max)	-10		10	uA	
Output Leakage Current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{DDQ}	-10		10	uA	
Average Power Supply Operating Current (x36)	$I_{\mathrm{DD-33}} \\ I_{\mathrm{DD-4}} \\ I_{\mathrm{DD-5}}$	$I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	 		750 650 550	mA	
Average Power Supply Operating Current (x18)	$I_{\text{DD-33}} \\ I_{\text{DD-4}} \\ I_{\text{DD-5}}$	$I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	 		580 500 420	mA	
Power Supply Deselect Operating Current	I_{DD2}	$\begin{split} I_{OUT} &= 0 \text{ mA} \\ V_{IN} &= V_{IH} \text{ or } V_{IL} \end{split}$			250	mA	
Output High Voltage	V _{OH}	$I_{OH} = -6.0 \text{ mA}$ $ZQ = V_{IH}$	V _{DDQ} - 0.4			V	
Output Low Voltage	V _{OL}	$I_{OL} = 6.0 \text{ mA}$ $ZQ = V_{IH}$			0.4	V	
Output Driver Impedance	D.	V_{OH} , $V_{OL} = V_{DDQ}/2$ $ZQ = V_{IL}$	17	25	33	Ω	
Output Driver impedance	R _{OUT}	V_{OH} , $V_{OL} = V_{DDQ}/2$ $ZQ = V_{IH}$	35	50	65	Ω	

•AC Electrical Characteristics

$$(V_{DD} = 1.8V \pm 0.1V, V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}\text{C})$$

Dagamatag	Comb al	-3	33	-	4	-	5	I India	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Input Clock Cycle Time	t _{KHKH}	3.3		4.0		5.0		ns	
Input Clock High Pulse Width	t _{KHKL}	1.3		1.5		2.0		ns	
Input Clock Low Pulse Width	t _{KLKH}	1.3		1.5		2.0		ns	
Address Input Setup Time	t _{AVKH}	0.7		0.8		1.0		ns	
Address Input Hold Time	t _{KHAX}	0.4		0.5		0.5		ns	
Control Input Setup Time	t _{BVKH}	0.7		0.8		1.0		ns	1
Control Input Hold Time	t _{KHBX}	0.4		0.5		0.5		ns	1
Data Input Setup Time	t _{DVKH} t _{DVKL}	0.35		0.4		0.45		ns	
Data Input Hold Time	t _{KHDX}	0.3		0.35		0.4		ns	
Input Clock High to Output Data Valid Input Clock Low to Output Data Valid	t _{KHQV}		1.8		2.1		2.3	ns	
Input Clock High to Output Data Hold Input Clock Low to Output Data Hold	t _{KHQX} t _{KLQX}	0.5		0.5		0.5		ns	2
Input Clock High to Output Data Low-Z	t _{KHQX1}	0.5		0.5		0.5		ns	2,3
Input Clock High to Output Data High-Z	t _{KHQZ}		1.8		2.1		2.3	ns	2,3
Input Clock High to Output Clock High Input Clock Low to Output Clock Low	t _{KHCH}	0.5	1.8	0.5	2.1	0.5	2.3	ns	
Input Clock High to Output Clock Low-Z	t _{KHCX1}	0.5		0.5		0.5		ns	2,3
Input Clock High to Output Clock High-Z	t _{KHCZ}		1.8		2.1		2.3	ns	2,3
Output Clock High to Output Data Valid Output Clock Low to Output Data Valid	t _{CHQV} t _{CLQV}		0.2		0.25		0.3	ns	2
Output Clock High to Output Data Hold Output Clock Low to Output Data Hold	t _{CHQX} t _{CLQX}	-0.2		-0.25		-0.3		ns	2
Output Clock High Pulse Width	t _{CHCL}	t _{KHKI}	± 0.1	t _{KHKL} ± 0.1		$t_{KHKL} \pm 0.1$		ns	2
Output Clock Low Pulse Width	t _{CLCH}	t _{KLKH}	$_{\rm I} \pm 0.1$	t _{KLKF}	$_{\rm I} \pm 0.1$	t _{KLKE}	$_{\rm I} \pm 0.1$	ns	2

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal, unless otherwise noted.

- 1. These parameters apply to control inputs $\overline{E1}$, E2, E3, ADV, and \overline{W} .
- 2. These parameters are guaranteed by design through extensive corner lot characterization.
- 3. These parameters are measured at \pm 50mV from steady state voltage.

•AC Electrical Characteristics (Note)

The four AC timing parameters listed below are tested according to specific combinations of Output Clocks (CQs) and Output Data (DQs):

1. t_{CHQV} - Output Clock High to Output Data Valid (max)

2. t_{CLQV} - Output Clock Low to Output Data Valid (max)

3. t_{CHOX} - Output Clock High to Output Data Hold (min)

4. t_{CLOX} - Output Clock Low to Output Data Hold (min)

The specific CQ / DQ combinations are defined as follows:


	512Kb x 36	1Mb x 18		
CQs	DQs	CQs	DQs	
1K, 2K	2E, 1F, 2F, 1G, 2G, 1H, 2H, 1J, 2J, 1R, 1T, 2T, 1U, 2U, 1V, 2V, 1W, 2W	1K, 2K	2E, 1F, 2F, 1G, 2G, 1H, 2H, 1J, 2J	
10K, 11K	10A, 11A, 10B, 11B, 10C, 11C, 10D, 11D, 11E, 10L, 11L, 10M, 11M, 10N, 11N, 10P, 11P, 10R		10L, 11L, 10M, 11M, 10N, 11N, 10P, 11P, 10R	

•AC Test Conditions ($V_{DDQ} = 1.8V$)

$$(V_{DD}$$
 = 1.8V ± 0.1V, V_{DDQ} = 1.8V ± 0.1V, T_A = 0 to 85°C)

Parameter	Symbol	Conditions	Units	Notes
Input High Level	V_{IH}	1.4	V	
Input Low Level	V _{IL}	0.4	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.9	V	
Clock Input High Voltage	V _{KIH}	1.4	V	
Clock Input Low Voltage	V _{KIL}	0.4	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		0.9	V	
Output Reference Level		0.9	V	
Output Load Conditions		$ZQ = V_{IH}$		See Figure 1 below

Figure 1: AC Test Output Load $(V_{DDQ} = 1.8V)$




•AC Test Conditions ($V_{DDQ} = 1.5V$)

$$(V_{DD} = 1.8V \pm 0.1V, V_{DDQ} = 1.5V \pm 0.1V, T_A = 0 \text{ to } 85^{\circ}\text{C})$$


Parameter	Symbol	Conditions	Units	Notes
Input High Level	V_{IH}	1.25	V	
Input Low Level	V _{IL}	0.25	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.75	V	
Clock Input High Voltage	V _{KIH}	1.25	V	
Clock Input Low Voltage	V _{KIL}	0.25	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		0.75	V	
Output Reference Level		0.75	V	
Output Load Conditions		$ZQ = V_{IH}$		See Figure 2 below

Figure 2: AC Test Output Load $(V_{DDQ} = 1.5V)$



One Bank Read-Write-Read Timing Diagram

Figure 3




Note: In the diagram above, two Deselect operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Deselect operation may be sufficient.

Note: E1 = EP1 and E2 = EP2 in this example (not shown).

Two Bank Read-Write-Read Timing Diagram

Figure 4



Note: In the diagram above, two Deselect operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Deselect operation may be sufficient.

Note: Bank 1 EP1 = "low", Bank 2 EP1 "high", and Bank 1 and Bank 2 E2 = EP2 in this example (not shown).

Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components, and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and four TAP Registers. The TAP Registers consist of one Instruction Register and three Data Registers (ID, Bypass, and Boundary Scan Registers).

The TAP consists of the following four signals:

TCK: Test Clock Induces (clocks) TAP Controller state transitions.

TMS: Test Mode Select Inputs commands to the TAP Controller. Sampled on the rising edge of TCK.
 TDI: Test Data In Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK.
 TDO: Test Data Out Outputs data serially from the TAP Registers. Driven from the falling edge of TCK.

Disabling the TAP

When JTAG is not used, TCK should be tied "low" to prevent clocking the SRAM. TMS and TDI should either be tied "high" through a pull-up resistor or left unconnected. TDO should be left unconnected.

Note: Operation of the TAP does not disrupt normal SRAM operation except when the EXTEST-A or SAMPLE-Z instruction is selected. Consequently, TCK, TMS, and TDI can be controlled any number of ways without adversely affecting the functionality of the device.

JTAG DC Recommended Operating Conditions

$$(V_{DD} = 1.8V \pm 0.1V, T_A = 0 \text{ to } 85^{\circ}C)$$

Parameter		Test Conditions	Min	Max	Units
JTAG Input High Voltage (TCK, TMS, TDI)	V_{TIH}		$V_{DD}/2 + 0.3$	$V_{DD} + 0.3$	V
JTAG Input Low Voltage (TCK, TMS, TDI)	V _{TIL}		-0.3	V _{DD} /2 - 0.3	V
JTAG Output High Voltage (TDO)	V _{TOH}	$I_{TOH} = -100uA$	V _{DD} - 0.1		V
JTAG Output Low Voltage (TDO)	V _{TOL}	$I_{TOL} = 100uA$		0.1	V
JTAG Output High Voltage (TDO)	V _{TOH}	$I_{TOH} = -8mA$	V _{DD} - 0.4		V
JTAG Output Low Voltage (TDO)	V _{TOL}	$I_{TOL} = 8mA$		0.4	V
JTAG Input Leakage Current	I _{TLI}	$V_{TIN} = V_{SS}$ to V_{DD}	-20	10	uA
JTAG Output Leakage Current	I _{TLO}	$V_{TOUT} = V_{SS}$ to V_{DD}	-10	10	uA

JTAG AC Test Conditions

$$(V_{DD} = 1.8V \pm 0.1V, T_A = 0 \text{ to } 85^{\circ}C)$$


Parameter	Symbol	Conditions	Units	Notes
JTAG Input High Level	V_{TIH}	1.8	V	
JTAG Input Low Level	V _{TIL}	0.0	V	
JTAG Input Rise & Fall Time		1.0	V/ns	
JTAG Input Reference Level		0.9	V	
JTAG Output Reference Level		0.9	V	
JTAG Output Load Condition				See Fig. 1 (page 13)

JTAG AC Electrical Characteristics

Parameter	Symbol	Min	Max	Units
TCK Cycle Time	t _{THTH}	50		ns
TCK High Pulse Width	t _{THTL}	20		ns
TCK Low Pulse Width	t _{TLTH}	20		ns
TMS Setup Time	t _{MVTH}	5		ns
TMS Hold Time	t _{THMX}	5		ns
TDI Setup Time	t _{DVTH}	5		ns
TDI Hold Time	t _{THDX}	5		ns
Capture Setup Time (Address, Control, Data, Clock)	t _{CS}	5		ns
Capture Hold Time (Address, Control, Data, Clock)	t _{CH}	5		ns
TCK Low to TDO Valid	t _{TLQV}		10	ns
TCK Low to TDO Hold	t _{TLQX}	0		ns

JTAG Timing Diagram

Figure 5



TAP Controller

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction (see Figure 7 below). State transitions are controlled by TMS and occur on the rising edge of TCK.

The TAP Controller enters the "Test-Logic Reset" state in one of two ways:


- 1. At power up.
- 2. When a logic "1" is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state.

The TDO output driver is active only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state.

TAP Controller State Diagram

Figure 6



TAP Registers

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: "Instruction Registers" (IR), which are manipulated via the "IR" states in the TAP Controller, and "Data Registers" (DR), which are manipulated via the "DR" states in the TAP Controller.

Instruction Register (IR - 3 bits)

The Instruction Register stores the various TAP Instructions supported by these devices. It is loaded with the IDCODE instruction at power-up, and when the TAP Controller is in the "Test-Logic Reset" and "Capture-IR" states. It is inserted between TDI and TDO when the TAP Controller is in the "Shift-IR" state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed until the TAP Controller has reached the "Update-IR" state.

The Instruction Register is 3 bits wide, and is encoded as follows:

Code (2:0)	Instruction	Description
000	EXTEST-A	Loads the individual logic states of all signals composing the SRAM's I/O ring into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and inserts the B-Scan Register between TDI and TDO when the TAP Controller is in the "Shift-DR" state. Also enables the SRAM's data and clock output drivers, and moves the contents of the B-Scan Register associated with the data and clock output signals to the input side of the SRAM's output register. The SRAM's input clock can then be used to transfer the B-Scan Register contents directly to the data and clock output pins (the input clock controls the SRAM's output register). Note that newly captured and/or shifted B-Scan Register contents do not appear at the input side of the SRAM's output register until the TAP Controller has reached the "Update-DR" state. See the Boundary Scan Register description for more information.
001	IDCODE	Loads a predefined device- and manufacturer-specific identification code into the ID Register when the TAP Controller is in the "Capture-DR" state, and inserts the ID Register between TDI and TDO when the TAP Controller is in the "Shift-DR" state. See the ID Register description for more information.
010	SAMPLE-Z	Loads the individual logic states of all signals composing the SRAM's I/O ring into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and inserts the B-Scan Register between TDI and TDO when the TAP Controller is in the "Shift-DR" state. Also disables the SRAM's data and clock output drivers. See the Boundary Scan Register description for more information.
011	PRIVATE	Do not use. Reserved for manufacturer use only.
100	SAMPLE	Loads the individual logic states of all signals composing the SRAM's I/O ring into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the "Shift-DR" state. See the Boundary Scan Register description for more information.
101	PRIVATE	Do not use. Reserved for manufacturer use only.
110	PRIVATE	Do not use. Reserved for manufacturer use only.
111	BYPASS	Loads a logic "0" into the Bypass Register when the TAP Controller is in the "Capture-DR" state, and inserts the Bypass Register between TDI and TDO when the TAP Controller is in the "Shift-DR" state. See the Bypass Register description for more information.

Bit 0 is the LSB of the Instruction Register, and Bit 2 is the MSB. When the Instruction Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Bypass Register (DR - 1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic "0" when the BYPASS instruction has been loaded in the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

ID Register (DR - 32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The ID Register is 32 bits wide, and is encoded as follows:

Device	Revision Number (31:28)	Part Number (27:12)	Sony ID (11:1)	Start Bit (0)
512Kb x 36	xxxx	0000 0000 0101 1100	0000 1110 001	1
1Mb x 18	xxxx	0000 0000 0110 0010	0000 1110 001	1

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Register (DR - 84 bits for x36, 65 bits for x18)

The Boundary Scan Register is equal in length to the number of active signal connections to the SRAM (excluding the TAP pins) plus a number of place holder locations reserved for functional and/or density upgrades. It is loaded with the individual logic states of all signals composing the SRAM's I/O ring when the EXTEST-A, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the EXTEST-A, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The Boundary Scan Register contains the following bits:

512Kb x 36		1Mb x 18		
DQx	36	DQx	18	
A, A1	18	A, A1	19	
СК	1	CK	1	
$\overline{\text{CQ1}, \text{CQ2}, \overline{\text{CQ1}}, \overline{\text{CQ2}}}$	4	$CQ1, CQ2, \overline{CQ1}, \overline{CQ2}$	4	
$\overline{E1}$, ADV, \overline{W}	3	$\overline{E1}$, ADV, \overline{W}	3	
E2, E3, EP2, EP3	4	E2, E3, EP2, EP3	4	
ZQ	1	ZQ	1	
Place Holder	17	Place Holder	15	

Boundary Scan Register Bit Order Assignments

The tables below depict the order in which the bits are arranged in the Boundary Scan Register. Bit 1 is the LSB and bit 84 (for x36) or bit 65 (for x18) is the MSB. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

512Kb x 36									
Bit	Signal	Pad	Bit	Signal	Pad		Bit	Signal	Pad
1	NC (1)	5C	36	E3	8A		71	MCH	6J
2	NC (1)	5U	37	A	7B		72	A	3V
3	NC (1)	7U	38	A	7A		73	A	4V
4	MCL (1)	6D	39	W	6B		74	A	4U
5	MCL (1)	6K	40	ADV	6A		75	A	5V
6	MCL (1)	6P	41	E1	6C		76	A	6U
7	MCL (1)	6T	42	A	5A		77	A	5W
8	MCH (2)	6N	43	A	5B		78	MCL	6W
9	MCH	6M	44	E2	4A		79	A1	6V
10	MCL	6L	45	A	3A		80	A	7V
11	DQa	10R	46	ZQ	6F		81	A	8V
12	DQa	11P	47	MCL	4C		82	A	7W
13	DQa	10P	48	MCL	3B		83	A	8U
14	DQa	11N	49	DQc	2E		84	A	9V
15	DQa	10N	50	DQc	1F				
16	DQa	11M	51	DQc	2F				
17	DQa	10M	52	DQc	1G				
18	DQa	11L	53	DQc	2G				
19	DQa	10L	54	DQc	1H				
20	CQ1	11K	55	DQc	2H				
21	CQ1	10K	56	DQc	1J				
22	DQb	11E	57	DQc	2J				
22	DQb	10D	58	CQ2	1K				
24	DQb	11D	59	CK	3K				
25	DQb	10C	60	MCL (1)	4K				
26	DQb	11C	61	CQ2	2K				
27	DQb	10B	62	DQd	1R				
28	DQb	11B	63	DQd	2T				
29	DQb	11A	64	DQd	1T				
30	DQb	10A	65	DQd	2U				
31	MCL	9C	66	DQd	1U				
32	MCL	8B	67	DQd	2V				
33	EP3	6H	68	DQd	1V				
34	EP2	6G	69	DQd	1W				
35	A	9A	70	DQd	2W				

Note 1: NC and MCL pins at pad locations 5C, 5U, 7U, 6D, 6K, 6P, 6T, and 4K are connected to V_{SS} internally, regardless of pin connection externally.

Note 2: MCH pin at pad location 6N is connected to V_{DD} internally, regardless of pin connection externally.

.

1Mb x 18							
Bit	Signal	Pad		Bit	Signal	Pad	
1	NC (1)	5C		36	A	3A	
2	NC (1)	5U		37	ZQ	6F	
3	NC (1)	7U		38	MCL	3B	
4	MCL (1)	6D		39	DQb	2E	
5	MCL (1)	6K		40	DQb	1F	
6	MCL (1)	6P		41	DQb	2F	
7	MCL (1)	6T		42	DQb	1G	
8	MCH (2)	6N		43	DQb	2G	
9	MCH	6M		44	DQb	1H	
10	MCL	6L		45	DQb	2H	
11	DQa	10R		46	DQb	1J	
12	DQa	11P		47	DQb	2J	
13	DQa	10P		48	CQ2	1K	
14	DQa	11N		49	CK	3K	
15	DQa	10N		50	MCL (1)	4K	
16	DQa	11M		51	CQ2	2K	
17	DQa	10M		52	MCH	6J	
18	DQa	11L		53	A	3V	
19	DQa	10L		54	A	4V	
20	CQ1	11K		55	A	4U	
21	CQ1	10K		56	A	5V	
22	MCL	9C		57	A	6U	
22	EP3	6H		58	A	5W	
24	EP2	6G		59	MCL	6W	
25	A	9A		60	A1	6V	
26	E3	8a		61	A	7V	
27	A	7C		62	A	8V	
28	A	7B		63	A	7W	
29	A	7A		64	A	8U	
30	W	6B		65	A	9V	
31	ADV	6A					
32	E1	6C					
33	A	5A					
34	A	5B					
35	E2	4A					

Note 1: NC and MCL pins at pad locations 5C, 5U, 7U, 6D, 6K, 6P, 6T, and 4K are connected to V_{SS} internally, regardless of pin connection externally.

Note 2: MCH pin at pad location 6N is connected to V_{DD} internally, regardless of pin connection externally.


•Ordering Information


Part Number	V_{DD}	I/O Type	Configuration	Speed (Cycle Time / Data Access Time)
CXK79M36C163GB-33	1.8V	LVCMOS	512Kb x 36	3.3ns / 1.8ns
CXK79M36C163GB-4	1.8V	LVCMOS	512Kb x 36	4.0ns / 2.1ns
CXK79M36C163GB-5	1.8V	LVCMOS	512Kb x 36	5.0ns / 2.3ns
CXK79M18C163GB-33	1.8V	LVCMOS	1Mb x 18	3.3ns / 1.8ns
CXK79M18C163GB-4	1.8V	LVCMOS	1Mb x 18	4.0ns / 2.1ns
CXK79M18C163GB-5	1.8V	LVCMOS	1Mb x 18	5.0ns / 2.3ns

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

•(11x19) 209 Pin BGA Package Dimensions

209PIN BGA (PLASTIC)





DETAIL X

PRELIMINARY

SONY CODE	BGA-209P-01	
JEITA CODE	P-BGA209-14X22-1.0	
JEDEC CODE		

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN	
TERMINAL TREATMENT	COPPER-CLAD LAMINATE	
TERMINAL MATERIAL	SOLDER	
PACKAGE MASS	1.1g	

•Revision History

Rev. #	Rev. Date	Description of Modifications		
rev 0.0	06/23/00	Initial Version.		
rev 0.1	02/23/01	1. Added Sony Part Numbers for each device. 2. Removed Asynchronous Output Enable (\$\overline{G}\$) support. Pin 3. Modified DC Recommended Operating Conditions section \$V_{MIH-1.8}\$ (min) \$V_{MIH-1.5}\$ (min) \$V_{MIL-1.8}\$ (max) \$V_{MIL-1.5}\$ (max) 3. Modified DC Electrical Characteristics section (p. 9). Added Average Power Supply Operating Current specifical Added Power Supply Deselect Operating Current specifical Added Power Supply Deselect Operating Current specifical Added "-5" bin. Added "-44" bin. -33	$\begin{array}{c} \text{ 1.2V to 1.3V} \\ \text{ 1.2V to 1.1V} \\ \text{ 0.3V to 0.5V} \\ \text{ 0.3V to 0.5V} \\ \text{ 0.3V to 0.4V} \\ \end{array}$ fications at 250 MHz (I_{DD-4}). fication at 250 MHz (I_{DD-4}). $\begin{array}{c} \text{ 0.4ns to 0.7ns} \\ \text{ 0.27ns to 0.35ns} \\ \text{ 0.27ns to 0.3sns} \\ \text{ 0.27ns to 1.8ns} \\ \text{ 1.65ns to 1.8ns} \\ \text{ 1.65ns to 1.7ns} \\ \text{ 0.5ns to 0.8ns} \\ \text{ 0.33ns to 0.4ns} \\ \text{ 0.33ns to 0.4ns} \\ \text{ 0.33ns to 0.4ns} \\ \text{ 0.25ns to 2.1ns} \\ \text{ t_{KHKL}} \pm \text{ 0.1 to t_{KHKL}} \pm \text{ 0.12} \\ \text{ t_{KLKH}} \pm \text{ 0.1 to t_{KLKH}} \pm \text{ 0.12} \\ \end{array}$	
rev 0.2	07/06/01	Modified DC Electrical Characteristics section (p. 9). Added I _{DD-33} and I _{DD-44} Average Power Supply Operating Current specifications. Added 209 Pin BGA Package Dimensions (p. 24).		
rev 0.3	02/22/02	Added BGA Package Thermal Characteristics (p. 8). Modified AC Electrical Characteristics section (p. 11). Removed "-44" bin. Added "-5" bin. -4	$t_{KHKL} \pm 0.12$ to $t_{KHKL} \pm 0.1$ $t_{KLKH} \pm 0.12$ to $t_{KLKH} \pm 0.1$ ments (pp. 22-23).	
rev 1.0	07/19/02	1. Modified Pin Assignment section (p. 2-4). Pin 1K Pin 2K Pin 10K Pin 11K Pin 6J Pin 6L Pin 6M 2. Modified I/O Capacitance section (p. 8). C _{KIN}	CQ to CQ2 CQ to CQ1 CQ to CQ1 CQ to CQ1 M4 to MCH M2 to MCL M3 to MCH 3.5pF to 4.0pF	

Rev. #	Rev. Date	Description of Modifications 3. Modified DC Recommended Operating Conditions section (p. 9).		
		Combined -1.8 and -1.5 line items into one for V_{DDQ} , V_{IH} , V_{IL} , V_{MIH} , and V_{MIL} .		
		V _{IH} (min)	1.0V to $V_{DDQ}/2 + 0.3V$	
		V _{II.} (max)	$0.6V \text{ to } V_{DDO}/2 - 0.3V$	
		V _{MIH} (min)	1.1V to $V_{DDQ}/2 + 0.4V$	
		V _{MIL1} (max)	$0.5V \text{ to } V_{DDQ}/2 - 0.4V$	
		Removed notes 1 and 2.	0.5 * to * DDQ/2 0.1 *	
		4. Modified DC Electrical Characteristics section (p. 10).		
		Added MCH and MCL Input Leakage Current specifications.		
		Reduced x36 Average Power Supply Operating Currents by 100mA.		
		Reduced x36 Average Fower Supply Operating Currents by FoomA. Reduced x18 Average Power Supply Operating Currents by 50mA.		
		5. Modified AC Electrical Characteristics section (p. 11).		
		-33 t _{KHCH} (max), t _{KLCL} (max), t _{KHCZ}	1.7ns to 1.8ns	
		-4 t _{KHCH} (max), t _{KLCL} (max), t _{KHCZ}	2.0ns to 2.1ns	
		-5 t_{KHCH} (max), t_{KLCL} (max), t_{KHCZ}	2.2ns to 2.3ns	
		6. Modified JTAG DC Recommended Operating Conditions sec	tion (p. 17).	
		V _{TIH} (min)	1.2V to $V_{DD}/2 + 0.3V$	
		V _{TIL} (max)	$0.6V \text{ to } V_{DD}/2 - 0.3V$	
		I _{TLI} (min)	-10uA to -20uA	
		7. Modified JTAG AC Electrical Characteristics section (p. 18).		
		t _{THTH}	20ns to 50ns	
		t _{THTI} , t _{TITH}	8ns to 20ns	
		Added t _{CS} Capture Setup and t _{CH} Capture Hold specification	ns.	
		8. Modified TAP Registers section (p. 20).		
		Instruction Register Codes 011, 110	Bypass to Private	
		9. Modified Boundary Scan Register Bit Order Assignments section (p. 22).		
		x36 Bit 29	10A to 11A	
		x36 Bit 30	11A to 10A	