



CYPRESS **PRELIMINARY**

**CYD01S36V**  
**CYD02S36V/CYD04S36V**  
**CYD09S36V/CYD18S36V**

**FLEx36™ 3.3V 32K/64K/128K/256K/512 x 36**  
**Synchronous Dual-Port RAM**

## Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Family of 1-Mbit, 2-Mbit, 4-Mbit, 9-Mbit and 18-Mbit devices
- Pipelined output mode allows fast operation
- 0.18-micron CMOS for optimum speed and power
- High-speed clock to data access
- 3.3V low power
  - Active as low as 225 mA (typ.)
  - Standby as low as 55 mA (typ.)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 256-ball FBGA (1-mm pitch)
- Counter wrap around control
  - Internal mask register controls counter wrap-around
  - Counter-interrupt flags to indicate wrap-around
  - Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion
- Seamless migration to next-generation dual-port family

## Functional Description

The FLEx36 family includes 1-Mbit, 2-Mbit, 4-Mbit, 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. A particular port can write to a certain location while another port is reading that location. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE0}$  or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).


The CYD18S36V devices in this family has limited features. Please see Address Counter and Mask Register Operations<sup>[18]</sup> on page 5 for details.

### Seamless Migration to Next-Generation Dual-Port Family

Cypress offers a migration path for all devices in this family to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details.

Table 1. Product Selection Guide

Density	1 Mbit (32K x 36)	2 Mbit (64K x 36)	4 Mbit (128K x 36)	9 Mbit (256K x 36)	18 Mbit (512K x 36)
Part Number	CYD01S36V	CYD02S36V	CYD04S36V	CYD09S36V	CYD18S36V
Max. Speed (MHz)	167	167	167	167	133
Max. Access Time – Clock to Data (ns)	4.0	4.0	4.0	4.0	5.0
Typical Operating Current (mA)	225	225	225	270	315
Package	256 FBGA (17 mm x 17 mm)	256 FBGA (17 mm x 17 mm)	256 FBGA (17 mm x 17 mm)	256 FBGA (17 mm x 17 mm)	256 FBGA (23 mm x 23 mm)

**Logic Block Diagram<sup>[1]</sup>**

**Note:**

1. 18-Mbit device has 19 address bits, 9-Mbit device has 18 address bits, 4-Mbit device has 17 address bits, 2-Mbit device has 16 address bits, and 1-Mbit device has 15 address bits.



**PRELIMINARY**

**CYD01S36V  
CYD02S36V/CYD04S36V  
CYD09S36V/CYD18S36V**

**Pin Configurations**

**256-ball FBGA  
(Top View)  
CYD01S36V/CYD02S36V/CYD04S36V/CYD09S36V/CYD18S36V**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
<b>A</b>	DQ32L	DQ30L	DQ28L	DQ26L	DQ24L	DQ22L	DQ20L	DQ18L	DQ18R	DQ20R	DQ22R	DQ24R	DQ26R	DQ28R	DQ30R	DQ32R
<b>B</b>	DQ33L	DQ31L	DQ29L	DQ27L	DQ25L	DQ23L	DQ21L	DQ19L	DQ19R	DQ21R	DQ23R	DQ25R	DQ27R	DQ29R	DQ31R	DQ33R
<b>C</b>	DQ34L	DQ35L	$\overline{\text{RET}}\text{L}$ [2,3]	$\overline{\text{INT}}\text{L}$	NC [2,5]	NC [2,5]	REVL [2,4]	$\overline{\text{TRST}}$ [2,5]	$\overline{\text{MRST}}$	VSS	NC [2,5]	NC [2,5]	$\overline{\text{INTR}}$	$\overline{\text{RETR}}$ [2,3]	DQ35R	DQ34R
<b>D</b>	A0L	A1L	$\overline{\text{WRPL}}$ [2,3]	VREFL [2,4]	$\overline{\text{FTSELL}}$ [2,3]	$\overline{\text{LOWSPDL}}$ [2,4]	VSS	VTTL	VTTL	VSS	$\overline{\text{LOWSPDR}}$ [2,4]	$\overline{\text{FTSELR}}$ [2,3]	VREFL [2,4]	$\overline{\text{WRPR}}$ [2,3]	A1R	A0R
<b>E</b>	A2L	A3L	$\overline{\text{CE0}}\text{L}$ [11]	CE1L [10]	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	VDDIOR	VDDIOR	VDDIOR	CE1R [10]	$\overline{\text{CE0}}\text{R}$ [11]	A3R	A2R
<b>F</b>	A4L	A5L	$\overline{\text{CNTINTL}}$ [12]	$\overline{\text{BE3}}\text{L}$	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	$\overline{\text{BE3}}\text{R}$	$\overline{\text{CNTINTR}}$ [12]	A5R	A4R
<b>G</b>	A6L	A7L	$\overline{\text{BUSYL}}$ [2,5]	$\overline{\text{BE2}}\text{L}$	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	$\overline{\text{BE2}}\text{R}$	$\overline{\text{BUSYR}}$ [2,5]	A7R	A6R
<b>H</b>	A8L	A9L	CL	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	CR	A9R	A8R
<b>J</b>	A10L	A11L	VSS	PORTSTD1L [2,4]	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	PORTSTD1R [2,4]	VSS	A11R	A10R
<b>K</b>	A12L	A13L	$\overline{\text{OE}}\text{L}$	$\overline{\text{BE1}}\text{L}$	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	$\overline{\text{BE1}}\text{R}$	$\overline{\text{OE}}\text{R}$	A13R	A12R
<b>L</b>	A14L	A15L [6]	$\overline{\text{ADSL}}$ [11]	$\overline{\text{BE0}}\text{L}$	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	$\overline{\text{BE0}}\text{R}$	$\overline{\text{ADSR}}$ [11]	A15R [6]	A14R
<b>M</b>	A16L [7]	A17L [8]	R $\overline{\text{WL}}$	REVL [2,4]	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	VDDIOR	VDDIOR	VDDIOR	REVR [2,4]	R $\overline{\text{WR}}$	A17R [8]	A16R [7]
<b>N</b>	A18L [9]	A19L [2,5]	$\overline{\text{CNTMSKL}}$ [10]	VREFL [2,4]	PortSTD0L [2,4]	$\overline{\text{READYL}}$ [2,5]	REVL [2,3]	VTTL	VTTL	REVR [2,3]	$\overline{\text{READYR}}$ [2,5]	PortSTD0R [2,4]	VREFR [2,4]	$\overline{\text{CNTMSKR}}$ [10]	A19R [2,5]	A18R [9]
<b>P</b>	DQ16L	DQ17L	$\overline{\text{CNTENL}}$ [11]	$\overline{\text{CNTRSTL}}$ [10]	NC [2,5]	NC [2,5]	TCK	TMS	TDO	TDI	NC [2,5]	NC [2,5]	$\overline{\text{CNTRSTR}}$ [10]	$\overline{\text{CNTENR}}$ [11]	DQ17R	DQ16R
<b>R</b>	DQ15L	DQ13L	DQ11L	DQ9L	DQ7L	DQ5L	DQ3L	DQ1L	DQ1R	DQ3R	DQ5R	DQ7R	DQ9R	DQ11R	DQ13R	DQ15R
<b>T</b>	DQ14L	DQ12L	DQ10L	DQ8L	DQ6L	DQ4L	DQ2L	DQ0L	DQ0R	DQ2R	DQ4R	DQ6R	DQ8R	DQ10R	DQ12R	DQ14R

**Notes:**

- This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.
- Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.
- Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
- Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- Leave this ball unconnected for 32K x 36 configuration.
- Leave this ball unconnected for a 64K x 36, 32K x 36 configurations.
- Leave this ball unconnected for a 128K x 36, 64K x 36 and 32K x 36 configurations.
- Leave this ball unconnected for a 256K x 36, 128K x 36, 64K x 36, and 32K x 36 configurations.
- These balls are not applicable for CYD18S36V device. They need to be tied to VDDIO.
- These balls are not applicable for CYD18S36V device. They need to be tied to VSS.
- These balls are not applicable for CYD18S36V device. They need to be no connected.

**Pin Definitions**

Left Port	Right Port	Description
A <sub>0L</sub> -A <sub>18L</sub>	A <sub>0R</sub> -A <sub>18R</sub>	<b>Address Inputs.</b>
BE <sub>0L</sub> -BE <sub>3L</sub>	BE <sub>0R</sub> -BE <sub>3R</sub>	<b>Byte Enable Inputs.</b> Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.
BUSY <sub>L</sub> <sup>[2,5]</sup>	BUSY <sub>R</sub> <sup>[2,5]</sup>	<b>Port Busy Output.</b> When the collision is detected, a BUSY is asserted.
C <sub>L</sub>	C <sub>R</sub>	<b>Input Clock Signal.</b>
$\overline{CE0}_L$ <sup>[11]</sup>	$\overline{CE0}_R$ <sup>[11]</sup>	<b>Active Low Chip Enable Input.</b>
CE <sub>1L</sub> <sup>[10]</sup>	CE <sub>1R</sub> <sup>[10]</sup>	<b>Active High Chip Enable Input.</b>
DQ <sub>0L</sub> -DQ <sub>35L</sub>	DQ <sub>0R</sub> -DQ <sub>35R</sub>	<b>Data Bus Input/Output.</b>
$\overline{OE}_L$	$\overline{OE}_R$	<b>Output Enable Input.</b> This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.
$\overline{INT}_L$	$\overline{INT}_R$	<b>Mailbox Interrupt Flag Output.</b> The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\overline{INT}_L$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.
$\overline{LowSPD}_L$ <sup>[2,4]</sup>	$\overline{LowSPD}_R$ <sup>[2,4]</sup>	<b>Port Low Speed Select Input.</b>
PORTSTD[1:0] <sub>L</sub> <sup>[2,4]</sup>	PORTSTD[1:0] <sub>R</sub> <sup>[2,4]</sup>	<b>Port Address/Control/Data I/O Standard Select Inputs.</b>
R/W <sub>L</sub>	R/W <sub>R</sub>	<b>Read/Write Enable Input.</b> Assert this pin LOW to write to, or HIGH to Read from the dual port memory array.
READY <sub>L</sub> <sup>[2,5]</sup>	READY <sub>R</sub> <sup>[2,5]</sup>	<b>Port Ready Output.</b> This signal will be asserted when a port is ready for normal operation.
CNT/MSK <sub>L</sub> <sup>[10]</sup>	CNT/MSK <sub>R</sub> <sup>[10]</sup>	<b>Port Counter/Mask Select Input.</b> Counter control input.
$\overline{ADS}_L$ <sup>[11]</sup>	$\overline{ADS}_R$ <sup>[11]</sup>	<b>Port Counter Address Load Strobe Input.</b> Counter control input.
CNTEN <sub>L</sub> <sup>[11]</sup>	CNTEN <sub>R</sub> <sup>[11]</sup>	<b>Port Counter Enable Input.</b> Counter control input.
CNTRST <sub>L</sub> <sup>[10]</sup>	CNTRST <sub>R</sub> <sup>[10]</sup>	<b>Port Counter Reset Input.</b> Counter control input.
$\overline{CNTINT}_L$ <sup>[12]</sup>	$\overline{CNTINT}_R$ <sup>[12]</sup>	<b>Port Counter Interrupt Output.</b> This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s".
$\overline{WRP}_L$ <sup>[2,3]</sup>	$\overline{WRP}_R$ <sup>[2,3]</sup>	<b>Port Counter Wrap Input.</b> The burst counter wrap control input.
RET <sub>L</sub> <sup>[2,3]</sup>	RET <sub>R</sub> <sup>[2,3]</sup>	<b>Port Counter Retransmit Input.</b> Counter control input.
FTSEL <sub>L</sub> <sup>[2,3]</sup>	FTSEL <sub>R</sub> <sup>[2,3]</sup>	<b>Flow-Through Select.</b> Use this pin to select Flow-Through mode. When is de-asserted, the device is in pipelined mode.
VREF <sub>L</sub> <sup>[2,4]</sup>	VREF <sub>R</sub> <sup>[2,4]</sup>	<b>Port External High-Speed IO Reference Input.</b>
V <sub>DDIOL</sub>	V <sub>DDIOR</sub>	<b>Port IO Power Supply.</b>
REV <sub>L</sub> <sup>[2, 3, 4]</sup>	REV <sub>R</sub> <sup>[2, 3, 4]</sup>	Reserved pins for future features.
MRST		<b>Master Reset Input.</b> MRST is an asynchronous input signal and affects both ports. A master reset operation is required at power-up.
TRST <sup>[2,5]</sup>		<b>JTAG Reset Input.</b>
TMS		<b>JTAG Test Mode Select Input.</b> It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.
TDI		<b>JTAG Test Data Input.</b> Data on the TDI input will be shifted serially into selected registers.



Pin Definitions (continued)

Left Port	Right Port	Description
TCK		JTAG Test Clock Input.
TDO		JTAG Test Data Output. TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.
V <sub>SS</sub>		Ground Inputs.
V <sub>CORE</sub>		Core Power Supply.
V <sub>TTL</sub>		LVTTTL Power Supply for JTAG IOs

Master Reset

The FLEx36 family devices undergo a complete reset by taking its MRST input LOW. The MRST input can switch asynchronously to the clocks. An MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the Mailbox Interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLEx36 family devices after power-up.

Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 2 shows the interrupt operation for both ports of CYD18S36V. The highest memory location, 7FFFF is the mailbox for the right port and 7FFFE is the mailbox for the left port. Table 2

shows that in order to set the  $\overline{INT}_R$  flag, a Write operation by the left port to address 7FFFF will assert  $\overline{INT}_R$  LOW. At least one byte has to be active for a Write to generate an interrupt. A valid Read of the 7FFFF location by the right port will reset  $\overline{INT}_R$  HIGH. At least one byte has to be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the  $\overline{INT}$  of the port that the mailbox belongs to is asserted LOW. The  $\overline{INT}$  is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port).

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

Table 2. Interrupt Operation Example [1, 13, 14, 15, 16, 17]

Function	Left Port				Right Port			
	R/W <sub>L</sub>	CE <sub>L</sub>	A <sub>0L-18L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	A <sub>0R-18R</sub>	INT <sub>R</sub>
Set Right $\overline{INT}_R$ Flag	L	L	7FFFF	X	X	X	X	L
Reset Right $\overline{INT}_R$ Flag	X	X	X	X	H	L	7FFFF	H
Set Left $\overline{INT}_L$ Flag	X	X	X	L	L	L	7FFFE	X
Reset Left $\overline{INT}_L$ Flag	H	L	7FFFE	H	X	X	X	X

Address Counter and Mask Register Operations<sup>[18]</sup>

This section describes the features only apply to 1Mbit, 2 Mbit, 4 Mbit and 9 Mbit devices. It does not apply to 18Mbit device. Each port of these devices has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The counter register contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.

The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter

interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead of one.

The mirror register is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Notes:

- 13. CE is internal signal.  $\overline{CE} = \text{LOW}$  if  $\overline{CE}_0 = \text{LOW}$  and  $CE_1 = \text{HIGH}$ . For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.
- 14. OE is "Don't Care" for mailbox operation.
- 15. At least one of BE0, BE1, BE2, or BE3 must be LOW.
- 16. A17x is a NC for CYD04S36V, therefore the Interrupt Addresses are 1FFFF and 1FFFE. A17x and A16x are NC for CYD02S36V, therefore the Interrupt Addresses are FFFF and FFFE; A17x, A16x and A15x are NC for CYD01S36V, therefore the Interrupt Addresses are 7FFF and 7FFE.
- 17. "X" = "Don't Care," "H" = HIGH, "L" = LOW.



Table 3 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 3 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN

is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap.

**Counter Reset Operation**

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

**Counter Load Operation**

The address counter and mirror registers are both loaded with the address value presented at the address lines.

**Table 3. Address Counter and Counter-Mask Register Control Operation (Any Port)** <sup>[17, 19]</sup>

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
X	L	X	X	X	X	Master Reset	Reset address counter to all 0s and mask register to all 1s.
	H	H	L	X	X	Counter Reset	Reset counter unmasked portion to all 0s.
	H	H	H	L	L	Counter Load	Load counter with external address value presented on address lines.
	H	H	H	L	H	Counter Readback	Read out counter internal value on address lines.
	H	H	H	H	L	Counter Increment	Internally increment address counter value.
	H	H	H	H	H	Counter Hold	Constantly hold the address value for multiple clock cycles.
	H	L	L	X	X	Mask Reset	Reset mask register to all 1s.
	H	L	H	L	L	Mask Load	Load mask register with value presented on the address lines.
	H	L	H	L	H	Mask Readback	Read out mask register value on address lines.
	H	L	H	H	X	Reserved	Operation undefined

**Notes:**

18. This section describes the CYD09S36V, CYD04S36V, CYD02S36V, and CYD01S36V which have 18, 17, 16 and 15 address bits.

19. Counter operation and mask register operation is independent of chip enables.

### Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a “1” for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are “1,” the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being “1s,” a counter interrupt flag ( $\overline{\text{CNTINT}}$ ) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting  $\overline{\text{CNTINT}}$  to  $\overline{\text{CNTRST}}$ .<sup>[20]</sup> An increment that results in one or more of the unmasked bits of the counter being “0” will de-assert the counter interrupt flag. The example in *Figure 2* shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit “0” as the LSB and bit “16” as the MSB. The maximum value the mask register can be loaded with is 3FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count.  $\overline{\text{CNTINT}}$  is issued when the counter reaches its maximum value.

### Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

### Counter Interrupt

The counter interrupt ( $\overline{\text{CNTINT}}$ ) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all “1s.” It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

### Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be

valid  $t_{\text{CA2}}$  after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

### Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal “mirror register” is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this “mirror register.” If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the “mirror register.” Thus, the repeated access of the same data is allowed without the need for any external logic.

### Mask Reset Operation

The mask register is reset to all “1s,” which unmask every bit of the counter. Master reset (MRST) also resets the mask register to all “1s.”

### Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form  $2^n - 1$  or  $2^n - 2$ . From the most significant bit to the least significant bit, permitted values have zero or more “0s,” one or more “1s,” or one “0.” Thus 7FFFF, 003FE, and 00001 are permitted values, but 7F0FF, 003FC, and 00000 are not.

### Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid  $t_{\text{CM2}}$  after the next rising edge of the port's clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

### Counting by Two

When the least significant bit of the mask register is “0,” the counter increments by two. This may be used to connect the x36 devices as a 72-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 72-bit data in even memory locations, and the other half in odd memory locations.

#### Note:

20.  $\overline{\text{CNTINT}}$  and  $\overline{\text{CNTRST}}$  specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.





Figure 1. Counter, Mask, and Mirror Logic Block Diagram<sup>[1]</sup>





**Figure 2. Programmable Counter-Mask Register Operation<sup>[1, 21]</sup>**

### IEEE 1149.1 Serial Boundary Scan (JTAG)<sup>[22]</sup>

The FLE<sub>x</sub>36 family devices incorporate an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

#### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the devices, and may be performed while the device is operating. An MRST must be performed on the devices after power-up.

#### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the devices in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

#### Notes:

21. The "X" in this diagram represents the counter upper bits.



22. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.

### Boundary Scan Hierarchy for 9-Mbit and 18-Mbit Devices

Internally, the devices have multiple DIEs. Each DIE contains all the circuitry required to support boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuitry and operation of the DIE boundary scan are described in detail below.

The scan chain for 9-Mbit and 18-Mbit devices uses a hierarchical approach as shown in *Figure 3* and *Figure 4*. TMS and TCK are connected in parallel to each DIE to drive all 2- or 4-TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the rest.

Each pin of the devices is typically connected to multiple DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSDL file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment. Further information can be found in the Cypress application note *Using JTAG Boundary Scan For System in a Package (SIP) Dual-Port SRAMs*.


**Figure 3. Scan Chain for 18-Mbit Device**

**Figure 4. Scan Chain for 9-Mbit Device**
**Table 4. Identification Register Definitions**

Instruction Field	Value	Description
Revision Number (31:28)	0h	Reserved for version number.
Cypress Device ID (27:12)	C002h	Defines Cypress part number for CYD04S36V, CYD09S36V and CYD18S36V
	C001h	Defines Cypress part number for CYD02S36V
	C092h	Defines Cypress part number for CYD01S36V
Cypress JEDEC ID (11:1)	034h	Allows unique identification of the DP family device vendor.
ID Register Presence (0)	1	Indicates the presence of an ID register.

**Table 5. Scan Register Sizes**

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n <sup>[23]</sup>

**Note:**

23. See details in the device BSDL files.



**PRELIMINARY**

**CYD01S36V  
CYD02S36V/CYD04S36V  
CYD09S36V/CYD18S36V**

**Table 6. Instruction Identification Codes**

<b>Instruction</b>	<b>Code</b>	<b>Description</b>
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO.
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above.



**PRELIMINARY**

**CYD01S36V  
CYD02S36V/CYD04S36V  
CYD09S36V/CYD18S36V**

**Maximum Ratings<sup>[24]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55°C to +125°C  
 Supply Voltage to Ground Potential ..... -0.5V to +4.6V  
 DC Voltage Applied to  
 Outputs in High-Z State ..... -0.5V to  $V_{DD} + 0.5V$

DC Input Voltage ..... -0.5V to  $V_{DD} + 0.5V$ <sup>[25]</sup>  
 Output Current into Outputs (LOW) ..... 20 mA  
 Static Discharge Voltage ..... > 2000V  
 (JEDEC JESD22-A114-2000B)  
 Latch-up Current ..... > 200 mA

**Operating Range**

Range	Ambient Temperature	$V_{DDIO}/V_{TTL}$	$V_{CORE}$
Commercial	0°C to +70°C	3.3V±165 mV	1.8V±100 mV
Industrial	-40°C to +85°C	3.3V±165 mV	1.8V±100 mV

**Electrical Characteristics Over the Operating Range**

Parameter	Description	-167			-133			-100			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$V_{OH}$	Output HIGH Voltage ( $V_{DD} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$ )	2.4			2.4			2.4			V
$V_{OL}$	Output LOW Voltage ( $V_{DD} = \text{Min.}, I_{OL} = +4.0 \text{ mA}$ )			0.4				0.4			V
$V_{IH}$	Input HIGH Voltage	2.0			2.0			2.0			V
$V_{IL}$	Input LOW Voltage			0.8				0.8			V
$I_{OZ}$	Output Leakage Current	-10		10	-10		10	-10		10	µA
$I_{IX1}$	Input Leakage Current Except TDI, TMS, MRST	-10		10	-10		10	-10		10	µA
$I_{IX2}$	Input Leakage Current TDI, TMS, MRST	-1.0		0.1	-1.0		0.1	-1.0		0.1	mA
$I_{CC}$	Operating Current for ( $V_{DD} = \text{Max.}, I_{OUT} = 0 \text{ mA}$ ), Outputs Disabled	CYD01S36V	225	300		225	300				mA
		CYD02S36V/ CYD04S36V									
		CYD09S36V	450	600		370	540				
		CYD18S36V				410	580		315	450	
$I_{SB1}$ <sup>[26]</sup>	Standby Current (Both Ports TTL Level) $CE_L$ and $CE_R \hat{S} V_{IH}, f = f_{MAX}$		90	115		90	115				mA
$I_{SB2}$ <sup>[26]</sup>	Standby Current (One Port TTL Level) $CE_L   CE_R \hat{S} V_{IH}, f = f_{MAX}$		160	210		160	210				mA
$I_{SB3}$ <sup>[26]</sup>	Standby Current (Both Ports CMOS Level) $CE_L$ and $CE_R \hat{S} V_{DD} - 0.2V, f = 0$		55	75		55	75				mA
$I_{SB4}$ <sup>[26]</sup>	Standby Current (One Port CMOS Level) $CE_L   CE_R \hat{S} V_{IH}, f = f_{MAX}$		160	210		160	210				mA
$I_{SB5}$	Operating Current ( $V_{DDIO} = \text{Max.}, I_{OUT} = 0 \text{ mA}, f = 0$ ) Outputs Disabled						75			75	mA
$I_{CORE}$	Core Operating Current for ( $V_{DD} = \text{Max.}, I_{OUT} = 0 \text{ mA}$ ), Outputs Disabled		0	0		0	0		0	0	mA

**Capacitance<sup>[27]</sup>**



Part Number	Parameter	Description	Test Conditions	Max.	Unit
CYD01S36V/ CYD02S36V/ CYD04S36V	$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_{DD} = 3.3V$	13	pF
	$C_{OUT}$	Output Capacitance		10	pF
CYD09S36V	$C_{IN}$	Input Capacitance		22	pF
	$C_{OUT}$	Output Capacitance		10 <sup>[28]</sup>	pF

**Note:**

- 24. The voltage on any input or I/O pin can not exceed the power pin during power-up.
- 25. Pulse width < 20 ns.
- 26.  $I_{SB1}, I_{SB2}, I_{SB3}$  and  $I_{SB4}$  are not applicable for CYD18S36V because it cannot be powered down by using chip enable pins.
- 27.  $C_{OUT}$  also references  $C_{IO}$ .
- 28. Except INT and CNTINT which are 20 pF.

**Capacitance<sup>[27]</sup>**

Part Number	Parameter	Description	Test Conditions	Max.	Unit
CYD18S36V	C <sub>IN</sub>	Input Capacitance		40	pF
	C <sub>OUT</sub>	Output Capacitance		20	pF

**AC Test Load and Waveforms**

**Switching Characteristics** Over the Operating Range

Parameter	Description	-167		-133				-100		Unit
		CYD01S36V CYD02S36V CYD04S36V CYD09S36V		CYD01S36V CYD02S36V CYD04S36V CYD09S36V		CYD18S36V		CYD18S36V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX2</sub>	Maximum Operating Frequency		167		133		133		100	MHz
t <sub>CYC2</sub>	Clock Cycle Time	6.0		7.5		7.5		10.0		ns
t <sub>CH2</sub>	Clock HIGH Time	2.7		3.0		3.4		4.5		ns
t <sub>CL2</sub>	Clock LOW Time	2.7		3.0		3.4		4.5		ns
t <sub>R</sub> <sup>[29]</sup>	Clock Rise Time		2.0		2.0		2.0		3.0	ns
t <sub>F</sub> <sup>[29]</sup>	Clock Fall Time		2.0		2.0		2.0		3.0	ns
t <sub>SA</sub>	Address Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HA</sub>	Address Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SB</sub>	Byte Select Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HB</sub>	Byte Select Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SC</sub>	Chip Enable Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HC</sub>	Chip Enable Hold Time	0.6		0.6		NA		NA		ns
t <sub>SW</sub>	R/W Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HW</sub>	R/W Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SD</sub>	Input Data Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HD</sub>	Input Data Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SAD</sub>	ADS Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HAD</sub>	ADS Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCN</sub>	CNTEN Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCN</sub>	CNTEN Hold Time	0.6		0.6		NA		NA		ns
t <sub>SRST</sub>	CNTRST Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HRST</sub>	CNTRST Hold Time	0.6		0.6		NA		NA		ns



**PRELIMINARY**

**CYD01S36V  
CYD02S36V/CYD04S36V  
CYD09S36V/CYD18S36V**

**Switching Characteristics** Over the Operating Range (continued)

Parameter	Description	-167		-133				-100		Unit
		CYD01S36V CYD02S36V CYD04S36V CYD09S36V		CYD01S36V CYD02S36V CYD04S36V CYD09S36V		CYD18S36V		CYD18S36V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>SCM</sub>	CNT/MSK Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCM</sub>	CNT/MSK Hold Time	0.6		0.6		NA		NA		ns
t <sub>OE</sub>	Output Enable to Data Valid		4.0		4.4		5.5		5.5	ns

**Note:**

29. Except JTAG signals (t<sub>r</sub> and t<sub>f</sub> < 10 ns [max.]).

t <sub>OLZ</sub> <sup>[30, 31]</sup>	OE to Low Z	0		0		0		0		ns
t <sub>OHZ</sub> <sup>[30, 31]</sup>	OE to High Z	0	4.0	0	4.4	0	5.5	0	5.5	ns
t <sub>CD2</sub>	Clock to Data Valid		4.0		4.4		5.0		5.2	ns
t <sub>CA2</sub>	Clock to Counter Address Valid		4.0		4.4		NA		NA	ns
t <sub>CM2</sub>	Clock to Mask Register Readback Valid		4.0		4.4		NA		NA	ns
t <sub>DC</sub>	Data Output Hold After Clock HIGH	1.0		1.0		1.0		1.0		ns
t <sub>CKHZ</sub> <sup>[30, 31]</sup>	Clock HIGH to Output High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t <sub>CKLZ</sub> <sup>[30, 31]</sup>	Clock HIGH to Output Low Z	1.0	4.0	1.0	4.4	1.0	4.7	1.0	5.0	ns
t <sub>SINT</sub>	Clock to INT Set Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10.0	ns
t <sub>RINT</sub>	Clock to INT Reset Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10.0	ns
t <sub>SCINT</sub>	Clock to CNTINT Set Time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
t <sub>RCINT</sub>	Clock to CNTINT Reset time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns

**Port to Port Delays**

t <sub>CCS</sub>	Clock to Clock Skew	5.2		6.0		5.7		8.0		ns
------------------	---------------------	-----	--	-----	--	-----	--	-----	--	----

**Master Reset Timing**



t <sub>RS</sub>	Master Reset Pulse Width	5.0		5.0		5.0		5.0		cycles
t <sub>RS</sub>	Master Reset Set-up Time	6.0		6.0		6.0		8.5		ns
t <sub>RSR</sub>	Master Reset Recovery Time	5.0		5.0		5.0		5.0		cycles
t <sub>RSF</sub>	Master Reset to Outputs Inactive		10.0		10.0		10.0		10.0	ns
t <sub>RSINT</sub>	Master Reset to Counter and Mailbox Interrupt Flag Reset Time		10.0		10.0		NA		NA	ns


**JTAG Timing**

Parameter	Description	167/133/100		Unit
		Min.	Max.	
f <sub>JTAG</sub>	Maximum JTAG TAP Controller Frequency		10	MHz
t <sub>TCYC</sub>	TCK Clock Cycle Time	100		ns
t <sub>TH</sub>	TCK Clock HIGH Time	40		ns
t <sub>TL</sub>	TCK Clock LOW Time	40		ns
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	10		ns
t <sub>TMSH</sub>	TMS Hold After TCK Clock Rise	10		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	10		ns
t <sub>TDIH</sub>	TDI Hold After TCK Clock Rise	10		ns
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		30	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns

**JTAG Timing**
**Notes:**



- 30. This parameter is guaranteed by design, but it is not production tested.
- 31. Test conditions used are Load 2.

**JTAG Switching Waveform**

**Switching Waveforms**
**Master Reset**


**Switching Waveforms (continued)**
**Read Cycle<sup>[13, 32, 33, 34, 35]</sup>**

**Notes:**

32.  $\overline{OE}$  is asynchronously controlled; all other inputs (excluding  $\overline{MRST}$  and JTAG) are synchronous to the rising clock edge.
33.  $\overline{ADS} = \overline{CNTEN} = \text{LOW}$ , and  $\overline{MRST} = \overline{CNTRST} = \overline{CNT/MSK} = \text{HIGH}$ .
34. The output is disabled (high-impedance state) by  $\overline{CE} = V_{IH}$  following the next rising edge of the clock.
35. Addresses do not have to be accessed sequentially since  $\overline{ADS} = \overline{CNTEN} = V_{IL}$  with  $\overline{CNT/MSK} = V_{IH}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



**Switching Waveforms (continued)**
**Bank Select Read<sup>[36, 37]</sup>**

**Read-to-Write-to-Read ( $\overline{OE} = \text{LOW}$ )<sup>[35, 38, 39, 40, 41]</sup>**

**Notes:**

36. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLE<sub>x</sub>36 device from this data sheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.



37.  $\overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE3} = \overline{OE} = \text{LOW}$ ;  $\overline{MRST} = \overline{CNTRST} = \text{CNT}/\overline{MSK} = \text{HIGH}$ .


38. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.


39. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.

40.  $\overline{CE_0} = \overline{OE} = \overline{BE0} - \overline{BE3} = \text{LOW}$ ;  $\overline{CE_1} = \overline{R/W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .

41.  $\overline{CE_0} = \overline{BE0} - \overline{BE3} = \text{R/W} = \text{LOW}$ ;  $\overline{CE_1} = \overline{CNTRST} = \overline{MRST} = \text{CNT}/\overline{MSK} = \text{HIGH}$ . When R/W first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.


**Switching Waveforms (continued)**
**Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>[35, 38, 40, 41]</sup>**

**Read with Address Counter Advance<sup>[40]</sup>**


**Switching Waveforms (continued)**
**Write with Address Counter Advance <sup>[41]</sup>**


**Switching Waveforms (continued)**
**Counter Reset [42, 43]**

**Notes:**

42.  $\overline{CE}_0 = \overline{BE}_0 - \overline{BE}_3 = \text{LOW}$ ;  $CE_1 = \overline{MRST} = \text{CNT}/\overline{\text{MSK}} = \text{HIGH}$ .

43. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.


**Switching Waveforms (continued)**
**Readback State of Address Counter or Mask Register<sup>[44, 45, 46, 47]</sup>**

**Notes:**

44.  $\overline{CE}_0 = \overline{OE} = \overline{BE0} - \overline{BE3} = \text{LOW}$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .

45. Address in output mode. Host must not be driving address bus after  $t_{CKLZ}$  in next clock cycle.

46. Address in input mode. Host can drive address bus after  $t_{CKHZ}$ .


47. A<sup>\*</sup> is the internal value of the address counter (or the mask register depending on the CNT/ $\overline{MSK}$  level) being Read out on the address lines.

**Switching Waveforms (continued)**
**Left\_Port (L\_Port) Write to Right\_Port (R\_Port) Read<sup>[48, 49, 50]</sup>**

**Notes:**


48.  $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE3} = \text{LOW}$ ;  $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \text{CNT/MSK} = \text{HIGH}$ .

49. This timing is valid when one port is writing, and other port is reading the same location at the same time. If  $t_{CCS}$  is violated, indeterminate data will be Read out.

50. If  $t_{CCS} <$  minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) only ( $2 * t_{CYC2} + t_{CD2}$ ) after the rising edge of R\_Port's clock. If  $t_{CCS} \geq$  minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) ( $t_{CYC2} + t_{CD2}$ ) after the rising edge of R\_Port's clock.

**Switching Waveforms (continued)**
**Counter Interrupt and Retransmit<sup>[16, 51, 52, 53, 54, 55]</sup>**

**Notes:**

51.  $\overline{CE}_0 = \overline{OE} = \overline{BE0} - \overline{BE3} = \text{LOW}$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$ .
52.  $\overline{CNTINT}$  is always driven.
53.  $\overline{CNTINT}$  goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
54. The mask register assumed to have the value of 3FFFh.
55. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.

**Switching Waveforms (continued)**
**MailBox Interrupt Timing**<sup>[56, 57, 58, 59, 60]</sup>

**Table 7. Read/Write and Enable Operation (Any Port)**<sup>[1, 17, 61, 62, 63]</sup>

Inputs					Outputs	Operation
$\overline{OE}$	CLK	$\overline{CE}_0$	$\overline{CE}_1$	R/W	DQ <sub>0</sub> – DQ <sub>35</sub>	
X		H	X	X	High-Z	Deselected
X		X	L	X	High-Z	Deselected
X		L	H	L	D <sub>IN</sub>	Write
L		L	H	H	D <sub>OUT</sub>	Read
H	X	L	H	X	High-Z	Outputs Disabled

**Notes:**

56.  $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \text{LOW}$ ;  $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$ .

57. Address "7FFFF" is the mailbox location for R\_Port of the 9-Mbit device.

58. L\_Port is configured for Write operation, and R\_Port is configured for Read operation.

59. At least one byte enable ( $\overline{BE}_0 - \overline{BE}_3$ ) is required to be active during interrupt operations.

60. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.

61.  $\overline{OE}$  is an asynchronous input signal.

62. When  $\overline{CE}$  changes state, deselection and Read happen after one cycle of latency.

63.  $\overline{CE}_0 = \overline{OE} = \text{LOW}$ ;  $\overline{CE}_1 = \text{R/W} = \text{HIGH}$ .





**PRELIMINARY**

**CYD01S36V  
CYD02S36V/CYD04S36V  
CYD09S36V/CYD18S36V**

**Ordering Information**

**512K × 36 (18-Mbit) 3.3V Synchronous CYD18S36V Dual-Port SRAM**

Speed(MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CYD18S36V-133BBC	BB256	256-ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (BGA)	Commercial
100	CYD18S36V-100BBC	BB256	256-ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (BGA)	Commercial
	CYD18S36V-100BBI	BB256	256-ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (BGA)	Industrial

**256K × 36 (9-Mbit) 3.3V Synchronous CYD09S36V Dual-Port SRAM**

Speed(MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD09S36V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
133	CYD09S36V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
	CYD09S36V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Industrial

**128K × 36 (4-Mbit) 3.3V Synchronous CYD04S36V Dual-Port SRAM**


Speed(MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD04S36V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
133	CYD04S36V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
	CYD04S36V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Industrial

**64K × 36 (2-Mbit) 3.3V Synchronous CYD02S36V Dual-Port SRAM**

Speed(MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD02S36V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
133	CYD02S36V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
	CYD02S36V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Industrial

**32K × 36 (1-Mbit) 3.3V Synchronous CYD01S36V Dual-Port SRAM**


Speed(MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD01S36V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
133	CYD01S36V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Commercial
	CYD01S36V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0-mm pitch (BGA)	Industrial

**Package Diagrams**
**256-Ball FBGA (17 x 17 mm) BB256**


51-85108-\*F

Package Diagrams (continued)

256-ball FBGA (23 mm x 23 mm x 1.7 mm) BB256B



FLEEx36 is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



**PRELIMINARY**

**CYD01S36V  
CYD02S36V/CYD04S36V  
CYD09S36V/CYD18S36V**

**Document History Page**

<b>Document Title: FLE<sub>x</sub>36™ 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM</b>				
<b>Document Number: 38-06076</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	232012	See ECN	WWZ	New data sheet
*A	244232	See ECN	WWZ	Changed pinout Changed FTSEL# to FTSEL in the block diagram
*B	313156	See ECN	YDT	Changed pinout D10 from NC to VSS to reflect test mode pin swap, C10 from rev[2,4] to VSS to reflect SC removal. Changed tRSCNTINT to tRSINT Added tRSINT to the master reset timing diagram Added CYD01S36V to datasheet Added I <sub>SB5</sub> and changed I <sub>IX2</sub>