TLE4263-2ES

5-V Low Dropout Voltage Regulator

Automotive Power





5-V Low Dropout Voltage Regulator

TLE4263-2ES






1 Overview

Features

- Exposed Pad Package with Excellent Thermal Behaviour
- Output Voltage Tolerance ≤ ±2%
- Output Current up to 180 mA
- Very Low Standby Current Consumption
- · Watchdog for Monitoring a Microprocessor
- Power-on and Undervoltage Reset with Programmable Delay Time
- Reset Low down to V_O = 1 V
- Adjustable Reset Threshold
- Very Low Dropout Voltage
- Output Current Limitation
- · Reverse Polarity Protection
- Overtemperature Protection
- Wide Temperature Range from -40 °C up to 150 °C
- Input Voltage Range from -42 V to 45 V
- · Suitable for Use in Automotive Electronics
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-8 exposed pad

Description

TLE4263-2ES is a monolithic integrated very low dropout voltage regulator in a SMD package PG-DSO-8 exposed pad, especially designed for automotive applications. An input voltage up to 45 V is regulated to an output voltage of 5.0 V. The component is able to drive loads up to 180 mA. The IC is short-circuit proof by the implemented current limitation and has an integrated overtemperature shutdown.

It additionally provides features like power-on and undervoltage reset with adjustable reset threshold, a watchdog circuit for monitoring a connected microcontroller and an inhibit input for enabling or disabling the component.

The reset output RO is set to "low" in case the output voltage falls below the reset switching threshold $V_{\rm Q,rt}$. This threshold can be decreased down to 3.5 V by an external resistor divider. The power-on reset delay time can be programmed by the external delay capacitor $C_{\rm D}$.

The watchdog circuit provides a monitoring function for microcontrollers: At missing pulses on the watchdog's input W the reset output RO is set to "low". The trigger time for the watchdog pulses can be set by the external capacitor $C_{\rm D}$.

The IC can be switched off by the inhibit input, reducing the current consumption to typically 0 µA.

Туре	Package	Marking
TLE4263-2ES	PG-DSO-8 exposed pad	4263-2

Data Sheet 2 Rev. 1.0, 2008-04-21



Overview

Dimensioning Information on External Components

The input capacitor $C_{\rm l}$ is recommended for compensation of line influences. The output capacitor $C_{\rm l}$ is necessary for the stability of the control loop. Stability is guaranteed at values \geq 22 μF and an ESR of \leq 3 Ω within the operating temperature range. For small tolerances of the reset delay the capacitance's spread of the delay capacitor $C_{\rm D}$ and its temperature coefficient should be taken into consideration.

Circuit Description

The control amplifier compares a reference voltage to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any oversaturation of the power element. The component also has a number of internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity

In case the externally scaled down output voltage at the reset adjust input falls below 1.35 V, the external reset delay capacitor $C_{\rm D}$ is discharged by the reset generator. When the voltage of the capacitor reaches the lower threshold $V_{\rm DRL}$, a reset signal occurs at the reset output and is held until the upper threshold $V_{\rm DU}$ is exceeded. If the reset threshold input is connected to GND, reset is triggered at an output voltage of typically 4.65 V.

Data Sheet 3 Rev. 1.0, 2008-04-21



Block Diagram

2 Block Diagram




Figure 1 Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	I	Input for compensating line influences, a capacitor to GND close to the IC terminals is recommended
2	INH	Inhibit enables/disables the device; connect to I if the this function is not needed
3	RO	Reset Output open-collector output connected to the output via an internal $30k\Omega$ pull-up resistor; leave open if the this function is not needed
4	GND	Ground
5	D	Reset Delay Timing connect a ceramic capacitor to GND for adjusting the reset delay time / watchdog trigger time; leave open if this function is not needed
6	RADJ	Reset Threshold Adjust connect an external voltage divider to adjust the reset switching threshold; connect to GND for using internal threshold
7	W	Watchdog rising edge triggered input for monitoring a microcontroller; connect to GND if this function is not needed
8	Q	Output block to ground with a capacitor close to the IC terminals with a capacitance value C \geq 22 μ F, and an ESR \leq 3 Ω
PAD	_	Exposed Pad attach the exposed pad on package bottom to the heatsink area on circuit board; connect to GND



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions
			Min.	Max.		
Input I,	Input INH	-		1		
4.1.1	Input Voltage	$V_{\rm I},V_{\rm INH}$	-42	45	V	_
Reset C	Dutput RO, Reset Delay D	<u>'</u>	-	- !		-
4.1.2	Voltage	V_{R},V_{D}	-0.3	42	V	_
Reset 1	Threshold RADJ	<u>'</u>	*	'		·
4.1.3	Voltage	V_{RADJ}	-0.3	6	V	_
Output	Q	·				
4.1.4	Voltage	V_{Q}	-0.3	7	V	_
Watcho	log W					
4.1.5	Voltage	V_{W}	-0.3	6	V	_
Tempe	rature	•		-		<u> </u>
4.1.6	Junction Temperature	$T_{\rm j}$	_	150	°C	_
4.1.7	Storage Temperature	T_{stg}	-50	150	°C	_
ESD St	usceptibility	<u> </u>	-			•
4.1.8	Human Body Model (HBM) ²⁾	Voltage	-	2	kV	_
4.1.9	Charged Device Model (CDM)3)	Voltage	-	1	kV	_
41 .	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		•	*		*

¹⁾ not subject to production test, specified by design

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD HBM Test according JEDEC JESD22-A114

³⁾ ESD CDM Test according AEC/ESDA ESD-STM5.3.1-1999



General Product Characteristics

4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Limit Values Unit	
			Min.	Max.		
4.2.1	Input Voltage	V_{I}	5.5	45	V	_
4.2.2	Junction Temperature	T_{j}	-40	150	°C	-

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Pos.	Parameter	Symbol	mbol Limit Values			Limit Values Unit		Unit	Conditions
			Min.	Тур.	Max.				
4.3.1	Junction to Case ¹⁾	R_{thJC}	_	10	_	K/W	measured to exposed pad		
4.3.2	Junction to Ambient ¹⁾	R_{thJA}	_	45	_	K/W	2)		
4.3.3		R_{thJA}	-	153	_	K/W	footprint only ³⁾		
4.3.4		R_{thJA}	_	64	_	K/W	300 mm² heatsink area ³⁾		
4.3.5		R_{thJA}	_	55	_	K/W	600 mm² heatsink area ³⁾		

¹⁾ Not subject to production test, specified by design.

Data Sheet 7 Rev. 1.0, 2008-04-21

²⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

³⁾ Specified R_{thJA} value is according to Jedec JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 \times 114.3 \times 1.5 mm³ board with 1 copper layer (1 x 70 μ m Cu).



5 Electrical Characteristics

5.1 Voltage Regulator

Electrical Characteristics Voltage Regulator

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j} \leq$ 150 °C, $V_{\rm INH}$ > 3.6 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
5.1.1	Output Voltage	V_{Q}	4.90	5.00	5.10	V	5 mA $\leq I_Q \leq$ 150 mA; 6 V $\leq V_I \leq$ 28 V
5.1.2	Output Voltage	V_{Q}	4.90	5.00	5.10	V	6 V $\leq V_1 \leq$ 32 V; $I_Q = 100 \text{ mA};$ $T_j = 100 \text{ °C}$
5.1.3	Output Current Limitation	$I_{Q,max}$	180	250	400	mA	V _Q = 4.8 V
5.1.4	Dropout voltage	V_{dr}	_	0.35	0.60	V	$I_{\rm Q}$ = 150 mA ¹⁾
5.1.5	Load regulation	$\Delta V_{Q,lo}$	_	_	25	mV	$I_{\rm Q}$ = 5 mA to 150 mA
5.1.6	Line regulation	$\Delta V_{Q.li}$	_	3	25	mV	$V_{\rm I}$ = 6 V to 28 V; $I_{\rm Q}$ = 150 mA
5.1.7	Power Supply Ripple Rejection ²⁾	PSRR	_	54	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp

¹⁾ Drop voltage = V_i - V_Q (measured when the output voltage has dropped 100 mV from the nominal value obtained at 6 V input).


Data Sheet 8 Rev. 1.0, 2008-04-21

²⁾ Not subject to production test, specified by design.




5.2 Typical Performance Characteristics Voltage Regulator


Output Voltage $V_{\rm Q}$ versus Junction Temperature $T_{\rm J}$




Power Supply Ripple Rejection PSRR versus ripple frequency f_r



Output Current $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$




Output Capacitor Series Resistor $ESR(C_{\mathbf{Q}})$ versus Output Current $I_{\mathbf{Q}}$






Dropout Voltage V_{dr} versus Output Current I_{Q}



Output Voltage $V_{\rm Q}$ versus Input Voltage $V_{\rm I}$





5.3 Current Consumption


Electrical Characteristics Voltage Regulator

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j} \leq$ 150 °C, $\bar{V}_{\rm INH}$ > 3.6 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


Pos.	Parameter	Symbol	Limit Values			Limit Values		Limit Values		alues U		Conditions
			Min.	Тур.	Max.							
5.3.1	Current Consumption;	I_{q}	_	0	10	μΑ	$V_{\text{INH}} = 0 \text{ V}; T_{\text{j}} \le 115 ^{\circ}\text{C}$					
5.3.2	$I_{q} = I_{l} - I_{Q}$		_	900	1300	μΑ	$I_{\rm Q}$ = 0 mA					
5.3.3			_	10	18	mA	$I_{\rm Q}$ = 150 mA					
5.3.4			_	15	24	mA	$I_{\rm Q}$ = 150 mA;					
							$\vec{V_{1}}$ = 4.5 V					

5.4 Typical Performance Characteristics Current Consumption

Current Consumption $I_{\rm q}$ versus Input Voltage $V_{\rm I}$



Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$





5.5 Inhibit Function


Electrical Characteristics Voltage Regulator

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	ı	Limit Values			Conditions
			Min.	Тур.	Max.		
5.5.1	Switching Voltage	$V_{INH,ON}$	3.6	_	_	V	IC turned on
5.5.2	Turn-OFF Voltage	$V_{INH,OFF}$	_	_	0.8	V	IC turned off
5.5.3	Inhibit Input Current	I_{INH}	5	10	27	μΑ	V _{INH} = 5 V

5.6 Typical Performance Characteristics Inhibit

Inhibit Input Current I_{INH} versus Junction Temperature T_{I}





5.7 Reset Function

Electrical Characteristics Reset Function

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j}$ \leq 150 °C, $V_{\rm INH}$ > 3.6 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Output	Undervoltage Reset	1					
5.7.1	Default Output Undervoltage Reset Switching Thresholds	$V_{Q,rt}$	4.5	4.65	4.8	V	$V_{\rm Q}$ decreasing
Output	Undervoltage Reset Threshold Ad	justment					
5.7.2	Reset Adjust Switching Threshold	$V_{RADJ,th}$	1.26	1.36	1.44	V	$3.5 \text{ V} \le V_{Q} < 5 \text{ V}$
5.7.3	Reset Adjustment Range ¹⁾	$V_{\mathrm{RT,range}}$	3.50	_	4.65	V	_
Reset (Output RO			<u> </u>	<u> </u>		
5.7.4	Reset Output Low Voltage	$V_{\mathrm{RO,low}}$	_	0.1	0.4	V	$I_{\rm RO}$ = 1 mA
Reset I	Delay Timing	1					
5.7.5	Power On Reset Delay Time	$t_{\sf rd}$	1.3	2.8	4.1	ms	$C_{\rm D}$ = 100 nF
5.7.6	Saturation Voltage	$V_{D,sat}$	_	50	110	mV	$V_{\rm Q}$ < $V_{\rm R,th}$
5.7.7	Upper Delay Switching Threshold	V_{DU}	1.40	1.70	2.20	V	-
5.7.8	Lower Delay Switching Threshold	V_{DRL}	0.20	0.35	0.59	V	_
5.7.9	Delay Capacitor Charge Current	$I_{D,ch}$	40	60	88	μΑ	-
5.7.10	Reset Reaction Time	$t_{\rm rr}$	0.5	1.2	4	μs	$C_{\rm D}$ = 100 nF


¹⁾ V_{RT} is scaled linearly, in case the Reset Switching Threshold is modified

Note: The reset output is low within the range $V_{\rm Q}$ = 1 V to $V_{\rm Q,rt}$




5.8 Typical Performance Characteristics Reset


Undervoltage Reset Adjust Threshold V_{RT} versus Junction Temperature T_{i}



Timing Threshold Voltage $V_{\rm DU}$ and $V_{\rm DRL}$ versus Temperature



Undervoltage Reset Adjust Threshold $V_{\mathrm{RADJ,th}}$ versus Output Voltage V_{Q}





5.9 Watchdog Function


Electrical Characteristics Watchdog Function

 $V_{\rm I}$ = 13.5 V, -40 °C \leq $T_{\rm j}$ \leq 150 °C, $V_{\rm INH}$ > 3.6 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


Pos.	Parameter	Symbol	Limit Values			Limit Values		Unit	Conditions
			Min.	Тур.	Max.				
5.9.1	Discharge Current	$I_{D,wd}$	4.40	6.25	9.40	μΑ	V _D = 1.0 V		
5.9.2	Upper Timing Threshold	V_{DU}	1.40	1.70	2.20	V	_		
5.9.3	Lower Timing Threshold	V_{DWL}	0.20	0.35	0.55	V	_		
5.9.4	Watchdog Trigger Time	T _{WI,tr}	16	22.5	27	ms	$C_{\rm D}$ = 100 nF $V_{\rm Q}$ > $V_{\rm Q,RT}$		
5.9.5	Watchdog Output Low Time	$T_{WD,L}$	1	2.1	3.5	ms	$C_{\rm D}$ = 100 nF $V_{\rm Q}$ > $V_{\rm Q,RT}$		
5.9.6	Watchdog Period $T_{WI,p} = T_{WD,L} + T_{WI,tr}$	T _{WI,p}	17	24.6	30.5	ms	$C_{\rm D}$ = 100 nF $V_{\rm Q}$ > $V_{\rm Q,RT}$		

5.10 Typical Performance Characteristics Watchdog

Charge Current and Discharge Current versus Temperature



Watchdog Trigger Time versus Temperature





6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 3 Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.



6.1 Reset




Figure 4 Reset Timing Diagram

Power-On Reset Delay Time

If the application needs a power-on reset delay time $t_{\rm rd}$ different from the value given in Item 5.7.5, the delay capacitor's value can be derived from these specified values and the desired power-on delay time:

$$C_{D} = \frac{t_{rd, new}}{t_{rd}} \times 100 nF$$



with

- C_D : capacitance of the delay capacitor to be chosen
- t_{rd.new}: desired power-on reset delay time
- t_{rd} : power-on reset delay time specified in this datasheet

For a precise calculation also take the delay capacitor's tolerance into consideration.

Reset Adjust Function

The undervoltage reset switching threshold can be adjusted according to the application's needs by connecting an external voltage divider ($R_{\rm ADJ1}$, $R_{\rm ADJ2}$) at pin RADJ. For selecting the default threshold connect pin RADJ to GND.

When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors.

With a voltage divider connected, the reset switching threshold $V_{\rm RT,new}$ is calculated as follows:

$$V_{RT, \text{ new}} = \frac{R_{ADJ, 1} + R_{ADJ, 2}}{R_{ADJ, 2}} \times V_{RADJ, \text{ th}}$$
(1)

with

- $V_{\rm RT,new}$: the desired new reset switching threshold
- R_{ADJ1} , R_{ADJ2} : resistors of the external voltage divider

 $V_{\text{RAD,I th}}$: reset adjust switching threshold given in "Reset Function" on Page 13

6.2 Watchdog




Figure 5 Timing of the Watchdog Function Reset

Watchdog Timing

The period of the watchdog pulses has to be smaller than the minimum watchdog trigger time which is set by the external reset delay capacitor $C_{\rm D}$. Use the following formula for dimensioning $C_{\rm D}$:

$$C_{\rm D} = \frac{\mathsf{T}_{\mathsf{WI},\mathsf{tr},\mathsf{new}}}{\mathsf{T}_{\mathsf{WI},\mathsf{tr}}} \times 100 \,\mathsf{nF} \tag{2}$$

with

- C_{D} : capacitance of the delay capacitor to be chosen
- T_{WI,tr,new}: desired watchdog trigger time
- T_{WI,tr}: watchdog trigger time specified in this data sheet



Package Outlines

7 Package Outlines




Figure 6 PG-DSO-8 exposed pad

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

8 Revision History

Revision	Date	Changes
1.0	2008-04-21	final version data sheet

Edition 2008-04-21

Published by Infineon Technologies AG 81726 Munich, Germany © 2007 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.