

**Features**

- 72-Pin Small Outline Dual-In-Line Memory Module

- Performance:

		-60	-70
t <sub>RAC</sub>	RAS Access Time	60ns	70ns
t <sub>CAC</sub>	CAS Access Time	15ns	20ns
t <sub>AA</sub>	Access Time From Address	30ns	35ns
t <sub>RC</sub>	Cycle Time	110ns	130ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	40ns	45ns

- High Performance CMOS process
- Single 3.3 ± 0.3V or 5.0 ± 0.25V Power Supply

- Low active current consumption
- All inputs & outputs are TTL(5V) or LVTTTL(3.3V) compatible
- Fast Page Mode access cycle
- Refresh Modes: RAS-Only, CBR, Hidden and Self Refresh
- 2048 refresh cycles distributed across 128ms
- 11/10 Addressing (Row/Column)
- Optimized for use in byte-write non-parity applications.
- Au contacts

**Description**


The IBM11S4320HP/M are 16MB industry standard 72-pin 4-byte small outline dual in-line memory modules (SO DIMMs). The modules are organized as two banks of 2Mx32 high speed memory array that are intended for use in 16, 32 and 64 bit applications. They are manufactured with eight 2Mx8 TSOP devices, each in a 400mil package

The IBM11S2320HP/M are 8MB one bank half populated versions, manufactured with four 2Mx8 TSOP devices.

These assemblies are intended for use in space constrained and or low power applications.

The IBM 72-Pin SO DIMMs provide a high performance, flexible 4-byte interface in a 2.35" long footprint.

**Card Outline**





## Pin Description

RAS0, $\overline{\text{RAS2}}$	Row Address Strobe (8MB)
RAS0 - $\overline{\text{RAS3}}$	Row Address Strobe (16MB)
$\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/write Input
A0 - A10	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V <sub>CC</sub>	Power (+3.3V or +5.0V)
V <sub>SS</sub>	Ground
NC	No Connect
PD1 - PD7	Presence Detects

## Pinout


Pin#	Name	Pin#	Name	Pin#	Name
1	V <sub>SS</sub>	25	DQ13	49	DQ20
2	DQ0	26	DQ14	50	DQ21
3	DQ1	27	DQ15	51	DQ22
4	DQ2	28	A7	52	DQ23
5	DQ3	29	NC	53	DQ24
6	DQ4	30	V <sub>CC</sub>	54	DQ25
7	DQ5	31	A8	55	NC
8	DQ6	32	A9	56	DQ27
9	DQ7	33	$\overline{\text{RAS3}}$ *	57	DQ28
10	V <sub>CC</sub>	34	$\overline{\text{RAS2}}$	58	DQ29
11	PD1	35	DQ16	59	DQ31
12	A0	36	NC	60	DQ30
13	A1	37	DQ18	61	V <sub>CC</sub>
14	A2	38	DQ19	62	DQ32
15	A3	39	V <sub>SS</sub>	63	DQ33
16	A4	40	$\overline{\text{CAS0}}$	64	DQ34
17	A5	41	$\overline{\text{CAS2}}$	65	NC
18	A6	42	$\overline{\text{CAS3}}$	66	PD2
19	A10	43	$\overline{\text{CAS1}}$	67	PD3
20	NC	44	$\overline{\text{RAS0}}$	68	PD4
21	DQ9	45	$\overline{\text{RAS1}}$ *	69	PD5
22	DQ10	46	NC	70	PD6
23	DQ11	47	$\overline{\text{WE}}$	71	PD7
24	DQ12	48	NC	72	V <sub>SS</sub>

1. \*  $\overline{\text{RAS1}}$  and  $\overline{\text{RAS3}}$  are "NC" on 8MB SODIMM.

## Ordering Information

Part Number	Organization	Speed	Dimensions	Power
IBM11S2320HP-60T	2M x 32	60ns	2.35" x 1" x .0965"	3.3V
IBM11S2320HP-70T	2M x 32	70ns	2.35" x 1" x .0965"	3.3V
IBM11S2320HM-60T	2M x 32	60ns	2.35" x 1" x .0965"	5.0V
IBM11S2320HM-70T	2M x 32	70ns	2.35" x 1" x .0965"	5.0V
IBM11S4320HP-60T	4M x 32	60ns	2.35" x 1" x .1496"	3.3V
IBM11S4320HP-70T	4M x 32	70ns	2.35" x 1" x .1496"	3.3V
IBM11S4320HM-60T	4M x 32	60ns	2.35" x 1" x .1496"	5.0V
IBM11S4320HM-70T	4M x 32	70ns	2.35" x 1" x .1496"	5.0V

## Block Diagram





## Truth Table

Function	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	Row Address	Column Address	All DQ bits	
Standby	H	X	X	X	X	High Impedance	
Read	L	L	H	Row	Col	Valid Data Out	
Early-Write	L	L	L	Row	Col	Valid Data In	
Fast Page Mode - Read: 1st Cycle	L	H→L	H	Row	Col	Valid Data Out	
Subsequent Cycles	L	H→L	H	N/A	Col	Valid Data Out	
Fast Page Mode - Write: 1st Cycle	L	H→L	L	Row	Col	Valid Data In	
Subsequent Cycles	L	H→L	L	N/A	Col	Valid Data In	
$\overline{\text{RAS}}$ -Only Refresh	L	H	X	Row	N/A	High Impedance	
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh	H→L	L	H	X	X	High Impedance	
Hidden Refresh	Read	L→H→L	L	H	Row	Col	Data Out
	Write	L→H→L	L	H	Row	Col	Data In
Self Refresh	H→L	L	H	X	X	High Impedance	

## Presence Detect

Pin	2M x 32		4M x 32	
	-60	-70	-60	-70
PD1	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD2	NC	NC	NC	NC
PD3	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
PD4	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>
PD5	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>
PD6	NC	NC	NC	NC
PD7	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>

1. NC= OPEN, V<sub>SS</sub> = GND



## Absolute Maximum Ratings

Symbol	Parameter	Rating		Units	Notes
		3.3 Volt	5.0 Volt		
V <sub>CC</sub>	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	V	1
V <sub>IN</sub>	Input Voltage	-0.5 to min (V <sub>CC</sub> + 0.5, 4.6)	-0.5 to min (V <sub>CC</sub> + 0.5, 7.0)	V	1
V <sub>OUT</sub>	Output Voltage	-0.5 to min (V <sub>CC</sub> + 0.5, 4.6)	-0.5 to min (V <sub>CC</sub> + 0.5, 7.0)	V	1
T <sub>OPR</sub>	Operating Temperature	0 to +70	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +150C	-55 to +150C	°C	1
P <sub>D</sub>	Power Dissipation	1.0 (4MB) 2.0 (8MB)	1.6 (4MB) 3.2 (8MB)	W	1, 2
I <sub>OUT</sub>	Short Circuit Output Current	50	50	mA	1

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Maximum power occurs when all banks are active.

## Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70°C)

Symbol	Parameter	3.3 Volt			5.0 Volt			Units	Notes
		Min	Typ	Max	Min	Typ	Max		
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	4.75	5.0	5.25	V	1
V <sub>IH</sub>	Input High Voltage	2.0	—	V <sub>CC</sub> + 0.5	2.4	—	V <sub>CC</sub> + 0.5	V	1, 2
V <sub>IL</sub>	Input Low Voltage	-0.5	—	0.8	-0.5	—	0.8	V	1, 2

1. All voltages referenced to V<sub>SS</sub>.
2. V<sub>IH</sub> may overshoot to V<sub>CC</sub> + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt, or V<sub>CC</sub> + 2.0V for pulse widths of ≤ 4.0ns (or V<sub>CC</sub> + 1.0V for ≤ 8.0ns) with 5.0 Volt. Additionally, V<sub>IL</sub> may undershoot to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns) . Pulse widths measured at 50% points with amplitude measured peak to DC reference.

## Capacitance (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 3.3 ± 0.3V or 5.0 ± 0.25V)

Symbol	Parameter	1M x 32 Max	2M x 32 Max	Units
C <sub>I1</sub>	Input Capacitance (A0-A9)	38	58	pF
C <sub>I2</sub>	Input Capacitance (4MB: $\overline{\text{RAS}}0$ , 8MB: $\overline{\text{RAS}}0$ , 1)	24	24	pF
C <sub>I2</sub>	Input Capacitance (4MB: $\overline{\text{RAS}}2$ , 8MB: $\overline{\text{RAS}}2$ , 3)	24	24	pF
C <sub>I4</sub>	Input Capacitance ( $\overline{\text{CAS}}$ )	14	21	pF
C <sub>I5</sub>	Input Capacitance ( $\overline{\text{WE}}$ )	40	68	pF
C <sub>I0</sub>	Input - Output Capacitance (DQ0-DQ34)	15	22	pF

**DC Electrical Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3$  0.3V or 5.0 0.25V)

Symbol	Parameter	2Mx32		4Mx32		Units	Notes	
		Min	Max	Min	Max			
I <sub>CC1</sub>	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-60	—	360	—	360	mA	1, 2, 3
		-70	—	320	—	320		
I <sub>CC2</sub>	Standby Current (TTL) Power Supply Standby Current (RAS = CAS ≥ V <sub>IH</sub> )	—	8	—	16	mA		
I <sub>CC3</sub>	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS ≥ V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> min)	-60	—	360	—	360	mA	1, 3, 4
		-70	—	320	—	320		
I <sub>CC4</sub>	Fast Page Mode Current Average Power Supply Current, Fast Page Mode (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> min)	-60	—	200	—	200	mA	1, 2, 3
		-70	—	160	—	160		
I <sub>CC5</sub>	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)	—	0.8	—	1.6	mA		
I <sub>CC6</sub>	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-60	—	360	—	360	mA	1, 3, 4
		-70	—	320	—	320		
I <sub>CC7</sub>	Self Refresh Current Average Power Supply Current during Self Refresh (CBR Cycle with RAS ≥ t <sub>RASS</sub> (min))	3.3V	—	800	—	1600	μA	4
		5.0V	—	1200	—	2400		
I <sub>I(L)</sub>	Input Leakage Current Input Leakage Current, any input (0.0 ≤ V <sub>IN</sub> ≤ (V <sub>CC</sub> < 6.0V)) All Other Pins Not Under Test = 0V	RAS	-20	+20	-20	+20	μA	
		CAS	-10	+10	-20	+20		
		Address/ We	-40	+40	-80	+80		
I <sub>O(L)</sub>	Output Leakage Current (D <sub>OUT</sub> is disabled, 0.0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	—	-10	+10	—	+10	μA	
V <sub>OH</sub>	Output High Level Output "H" Level Voltage (I <sub>OUT</sub> = -5mA @ 2.4V)	—	2.4	—	2.4	—	V	
V <sub>OL</sub>	Output Low Level Output "L" Level Voltage (I <sub>OUT</sub> = +4.2mA @ 0.4V)	—	—	0.4	—	0.4	V	

1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.  
 2. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.  
 3. Address can be changed once or less while RAS = V<sub>IL</sub>. In the case of I<sub>CC4</sub>, it can be changed once or less when CAS = V<sub>IH</sub>.  
 4. Refresh current is specified for one bank



**AC Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3\text{V}$  or  $5.0 \pm 0.25\text{V}$ )

1. An initial pause of  $200\mu\text{s}$  is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required.
2. AC measurements assume  $t_T=5\text{ns}$ .
3.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
4. When both  $\overline{\text{CAS0}}$  &  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS2}}$  &  $\overline{\text{CAS3}}$  go low at the same time, all 16 bits of data are read/written into the device.  $\overline{\text{CAS0}}$  &  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS2}}$  &  $\overline{\text{CAS3}}$  (CAS'S TO THE SAME DRAM) cannot be staggered within the same read/write cycle.

**Read, Write, and Refresh Cycles** (Common Parameters)

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
$t_{RC}$	Random Read or Write Cycle Time	110	—	130	—	ns	
$t_{RP}$	$\overline{\text{RAS}}$ Precharge Time	40	—	50	—	ns	
$t_{CP}$	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	ns	
$t_{RAS}$	$\overline{\text{RAS}}$ Pulse Width	60	10K	70	10K	ns	
$t_{CAS}$	$\overline{\text{CAS}}$ Pulse Width	15	10K	20	10K	ns	
$t_{ASR}$	Row Address Setup Time	0	—	0	—	ns	
$t_{RAH}$	Row Address Hold Time	10	—	10	—	ns	
$t_{ASC}$	Column Address Setup Time	0	—	0	—	ns	
$t_{CAH}$	Column Address Hold Time	10	—	10	—	ns	
$t_{RCD}$	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	45	20	50	ns	1
$t_{RAD}$	$\overline{\text{RAS}}$ to Column Address Delay Time	15	30	15	35	ns	2
$t_{RSH}$	$\overline{\text{RAS}}$ Hold Time	15	—	20	—	ns	
$t_{CSH}$	$\overline{\text{CAS}}$ Hold Time	60	—	70	—	ns	
$t_{CRP}$	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	ns	
$t_{DZC}$	$\overline{\text{CAS}}$ Delay Time from $D_{IN}$	0	—	0	—	ns	
$t_T$	Transition Time (Rise and Fall)	3	30	3	30	ns	

1. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only: if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled by  $t_{CAC}$ .

2. Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .



## Write Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t <sub>WCS</sub>	Write Command Set Up Time	0	—	0	—	ns	1
t <sub>WCH</sub>	Write Command Hold Time	15	—	15	—	ns	
t <sub>WP</sub>	Write Command Pulse Width	15	—	15	—	ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	15	—	20	—	ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	15	—	20	—	ns	
t <sub>WCR</sub>	Write Command Hold Time Referenced to $\overline{\text{RAS}}$	—	—	—	—	ns	2
t <sub>DHR</sub>	Data Hold Time Referenced to $\overline{\text{RAS}}$	—	—	—	—	ns	2
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0	—	0	—	ns	3
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	12	—	15	—	ns	3

1. t<sub>WCS</sub> is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If the above condition is not satisfied, the condition of the data out (at access time) is indeterminate.
2. This timing parameter is not applicable to this product, but applies to a related product in this family.
3. These parameters are referenced to  $\overline{\text{CAS}}$  0,2 or  $\overline{\text{CAS}}$  1,3 leading edge in early write cycles.

## Read Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	—	60	—	70	ns	1, 2, 3
t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	—	15	—	20	ns	1, 3
t <sub>AA</sub>	Access Time from Address	—	30	—	35	ns	2, 3
t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	ns	
t <sub>RCH</sub>	Read Command Hold Time to $\overline{\text{CAS}}$	0	—	0	—	ns	4
t <sub>RRH</sub>	Read Command Hold Time to $\overline{\text{RAS}}$	0	—	0	—	ns	4
t <sub>RAL</sub>	Column Address to $\overline{\text{RAS}}$ Lead Time	30	—	35	—	ns	
t <sub>CAL</sub>	Column Address to $\overline{\text{CAS}}$ Lead Time	30	—	35	—	ns	
t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to Output in Low-Z	0	—	0	—	ns	3
t <sub>OH</sub>	Output Data Hold Time	3	—	3	—	ns	
t <sub>CDD</sub>	$\overline{\text{CAS}}$ to D <sub>IN</sub> Delay Time	15	—	15	—	ns	
t <sub>OFF</sub>	Output Buffer Turn-off Delay	—	15	—	15	ns	5

1. Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
2. Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
3. Measured with the specified current load and 100pF.
4. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
5. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.





## Fast Page Mode Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t <sub>PC</sub>	Fast Page Mode Cycle Time	40	—	45	—	ns	
t <sub>RASP</sub>	Fast Page Mode RAS Pulse Width	60	100K	70	100K	ns	
t <sub>OPRH</sub>	RAS Hold Time from CAS Precharge	35	—	40	—	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	—	35	—	40	ns	1

1. Measured with the specified current load and 100pF.

## Refresh Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh Cycle)	10	—	10	—	ns	
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	—	5	—	ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	10	—	10	—	ns	
t <sub>WRH</sub>	WE Hold Time (CAS before RAS Refresh Cycle)	10	—	10	—	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	—	5	—	ns	
t <sub>REF</sub>	Refresh Period	—	128	—	128	ms	1

1. 2048 refreshes are required every 128ms.


## Self Refresh Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t <sub>RASS</sub>	RAS Pulse Width During Self Refresh Cycle	100	—	100	—	μs	1
t <sub>RPS</sub>	RAS Precharge Time During Self Refresh Cycle	104	—	124	—	ns	1
t <sub>CHS</sub>	CAS Hold Time During Self Refresh Cycle	-50	—	-50	—	ns	1, 2
t <sub>CHD</sub>	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	—	350	—	μs	1, 2


1. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.

2. If t<sub>RASS</sub> > t<sub>CHD</sub> (min) then t<sub>CHD</sub> applies. If t<sub>RASS</sub> ≤ t<sub>CHD</sub> (min) then t<sub>CHS</sub> applies.


## Read




### Write Cycle (Early Write)




### Fast Page Mode Read Cycle



### Fast Page Mode Write Cycle




## RAS Only Refresh Cycle




NOTE:  $\overline{\text{WE}}$  and  $D_{\text{IN}}$  are "H" or "L"

### Hidden Refresh Cycle (Read)




### Hidden Refresh Cycle (Write)





### Self Refresh Cycle (Sleep Mode)




: "H" or "L"

**NOTES:**


1. Address is "H" or "L"
2. Once  $\overline{\text{RAS}}$  (min) is provided and  $\overline{\text{RAS}}$  remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
3. If  $t_{\text{RASS}} > t_{\text{CHD}}$  (min) then  $t_{\text{CHD}}$  applies.  
 If  $t_{\text{RASS}} \leq t_{\text{CHD}}$  (min) then  $t_{\text{CHS}}$  applies.

### CAS Before RAS Refresh Cycle




NOTE: Address is "H" or "L"

## Layout Drawing




A =	3.3V	5.0V
	3.175 .125	6.35 .246

**Side (8MB)**



**Side (16MB)**



**Note:** All dimensions are typical unless otherwise stated.

Millimeters  
Inches



## Revision Log

Rev	Contents of Modification
4/96	Initial release of combined spec for 2M x 32, 4M x 32. (originally released as spec #'s 03H7116 and 03H7120)
8/96	Changed DRAM retention time
11/96	Corrected layout drawing dimensions for 16MB SODIMM