

The Infinite Bandwidth Company ${ }^{\text {TM }}$

## Dual 3A-Peak Low-Side MOSFET Driver

Bipolar/CMOS/DMOS Process Final Information

## General Description

The MIC4423/4424/4425 family are highly reliable BiCMOS/ DMOS buffer/driver/MOSFET drivers. They are higher output current versions of the MIC4426/4427/4428, which are improved versions of the MIC426/427/428. All three families are pin-compatible. The MIC4423/4424/4425 drivers are capable of giving reliable service in more demanding electrical environments than their predecessors. They will not latch under any conditions within their power and voltage ratings. They can survive up to 5 V of noise spiking, of either polarity, on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (either polarity) forced back into their outputs.

The MIC4423/4424/4425 series drivers are easier to use, more flexible in operation, and more forgiving than other CMOS or bipolar drivers currently available. Their BiCMOS/ DMOS construction dissipates minimum power and provides rail-to-rail voltage swings.

Primarily intended for driving power MOSFETs, the MIC4423/ $4424 / 4425$ drivers are suitable for driving other loads (capacitive, resistive, or inductive) which require lowimpedance, high peak currents, and fast switching times. Heavily loaded clock lines, coaxial cables, or piezoelectric transducers are some examples. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Features

- Reliable, low-power bipolar/CMOS/DMOS construction
- Latch-up protected to $>500 \mathrm{~mA}$ reverse current
- Logic input withstands swing to -5 V
- High 3A-peak output current
- Wide 4.5 V to 18 V operating range
- Drives 1800pF capacitance in 25ns
- Short $<40 n s$ typical delay time
- Delay times consistent with in supply voltage change
- Matched rise and fall times
- TTL logic input independent of supply voltage
- Low equivalent 6pF input capacitance
- Low supply current
3.5 mA with logic-1 input
$350 \mu \mathrm{~A}$ with logic-0 input
- Low $3.5 \Omega$ typical output impedance
- Output voltage swings within 25 mV of ground or $\mathrm{V}_{\mathrm{S}}$.
- '426/7/8-, '1426/7/8-, '4426/7/8-compatible pinout
- Inverting, noninverting, and differential configurations


## Functional Diagram



## Ordering Information

| Part Number | Temperature Range | Package | Configuration |
| :--- | :---: | :---: | :---: |
| MIC4423CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -Pin Wide SOIC | Dual Inverting |
| MIC4423BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4423BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Dual Inverting |
| MIC4423CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | Dual Inverting |
| MIC4423BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4424CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin Wide SOIC | Dual Non-Inverting |
| MIC4424BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4424BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Dual Non-Inverting |
| MIC4424CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | Dual Non-Inverting |
| MIC4424BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4425CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin Wide SOIC | Inverting + Non Inverting |
| MIC4425BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4425BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting + Non Inverting |
| MIC4425CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP | Inverting + Non Inverting |
| MIC4425BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |

## Pin Configuration



8-pin DIP (N)
8 -pin SOIC (M)


16-lead Wide SOIC (WM)

Driver Configuration

## WM Package Note:

 Duplicate GND, VS, OUTA, and OUTB pins must be externally connected together.

## Pin Description

| Pin Number <br> DIP, SOIC | Pin Number <br> Wide SOIC | Pin Name | Pin Function |
| :---: | :---: | :---: | :--- |
| $2 / 4$ | $2 / 7$ | INA/B | Control Input |
| 3 | 4,5 | GND | Ground: Duplicate pins must be externally connected together. |
| 6 | 12,13 | $\mathrm{~V}_{\text {S }}$ | Supply Input: Duplicate pins must be externally connected together. |
| $7 / 5$ | $14,15 / 10,11$ | OUTA/B | Output: Duplicate pins must be externally connected together. |
| 1,8 | $1,3,6,8,9,16$ | NC | not connected |

## Absolute Maximum Ratings (Note 1)

| Input Voltage $\qquad$ Junction Temperature ........ Storage Temperature Rang Lead Temperature ( 10 sec . ESD Susceptability, Note 3 |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Operating Ratings (Note 2)
Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) ................................... +4.5 V to +18 V
Temperature Range
C Version ................................................ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
B Version ............................................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Package Thermal Resistance

| DIP $\theta_{\text {J }}$ | $130^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: |
| DIP $\theta_{\text {Jc }}$ | $42^{\circ} \mathrm{C} / \mathrm{W}$ |
| Wide-SOIC $\theta_{\text {JA }}$ | . $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| Wide-SOIC $\theta_{\text {JC }}$ | $75^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC $\theta_{\text {JA }}$ | $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC $\theta_{\text {JC }}$ | $75^{\circ} \mathrm{C} / \mathrm{W}$ |

DIP $\theta_{\mathrm{Jc}}$............................................................. $42^{\circ} \mathrm{C} / \mathrm{W}$
Wide-SOIC $\theta_{\text {JA }}$............................................... $120^{\circ} \mathrm{C} / \mathrm{W}$
SOIC $\theta_{\mathrm{JA}}$......................................................... $120^{\circ} \mathrm{C} / \mathrm{W}$
$\operatorname{SOIC} \theta_{\mathrm{JC}}$
$75^{\circ} \mathrm{C} / \mathrm{W}$

## MIC4423/4424/4425 Electrical Characteristics

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$; unless noted.

| Symbol | Parameter | Conditions | Min | Typ | Max |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Units |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  | $\mathbf{2 . 4}$ |  |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current |  |  | V |  |

Output

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance HI State | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 2.8 | 5 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 3.7 | 8 | $\Omega$ |
|  | Output Resistance LO State | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 3.5 | 5 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 4.3 | 8 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current |  |  | 3 |  | A |
| I | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |

## Switching Time (Note 4)

| $t_{\text {R }}$ | Rise Time | test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ | 23 28 | 35 60 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {F }}$ | Fall Time | test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ | 25 32 | 35 60 | ns |
| $t_{\text {D1 }}$ | Delay Tlme | test Ffigure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ | 33 32 | $\begin{gathered} 75 \\ 100 \end{gathered}$ | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ | 38 38 | $\begin{gathered} 75 \\ 100 \end{gathered}$ | ns |

## Power Supply

| $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (both inputs) |  | 1.5 | 2.5 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{2}$ | $\mathbf{3 . 5}$ | mA |
| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (both inputs) |  | 0.15 | 0.25 | mA |
|  |  |  |  | $\mathbf{0 . 2}$ | $\mathbf{0 . 3}$ | mA |

Note 1. Exceeding the absolute maximum rating may damage the device.
Note 2. The device is not guaranteed to function outside its operating rating.
Note 3. Devices are ESD sensitive. Handling precautions recommended. ESD tested to human body model, 1.5 k in series with 100 pF .
Note 4. Switching times guaranteed by design.

## Test Circuit



Figure 1a. Inverting Driver Switching Time


Figure 1b. Noninverting Driver Switching Time

## Typical Characteristic Curves






Fall Time vs.












Output Resistance (Output High) vs. Supply Voltage




## Application Information

Although the MIC4423/24/25 drivers have been specifically constructed to operate reliably under any practical circumstances, there are nonetheless details of usage which will provide better operation of the device.

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging 2000pF from 0 to 15 volts in 20 ns requires a constant current of 1.5 A . In practice, the charging current is not constant, and will usually peak at around 3A. In order to charge the capacitor, the driver must be capable of drawing this much current, this quickly, from the system power supply. In turn, this means that as far as the driver is concerned, the system power supply, as seen by the driver, must have a VERY low impedance.

As a practical matter, this means that the power supply bus must be capacitively bypassed at the driver with at least 100X the load capacitance in order to achieve optimum driving speed. It also implies that the bypassing capacitor must have very low internal inductance and resistance at all frequencies of interest. Generally, this means using two capacitors, one a high-performance low ESR film, the other a low internal resistance ceramic, as together the valleys in their two impedance curves allow adequate performance over a broad enough band to get the job done. PLEASE NOTE that many film capacitors can be sufficiently inductive as to be useless for this service. Likewise, many multilayer ceramic capacitors have unacceptably high internal resistance. Use capacitors intended for high pulse current service (in-house we use WIMA ${ }^{\text {TM }}$ film capacitors and AVX Ramguard ${ }^{\text {TM }}$ ceramics; several other manufacturers of equivalent devices also exist). The high pulse current demands of capacitive drivers also mean that the bypass capacitors must be mounted very close to the driver in order to prevent the effects of lead inductance or PCB land inductance from nullifying what you are trying to accomplish. For optimum results the sum of the lengths of the leads and the lands from the capacitor body to the driver body should total 2.5 cm or less.

Bypass capacitance, and its close mounting to the driver serves two purposes. Not only does it allow optimum performance from the driver, it minimizes the amount of lead length radiating at high frequency during switching, (due to the large $\Delta I$ ) thus minimizing the amount of EMI later available for system disruption and subsequent cleanup. It should also be noted that the actual frequency of the EMI produced by a driver is not the clock frequency at which it is driven, but is related to the highest rate of change of current produced during switching, a frequency generally one or two orders of magnitude higher, and thus more difficult to filter if you let it permeate your system. Good bypassing practice is essential to proper operation of high speed driver ICs.

## Grounding

Both proper bypassing and proper grounding are necessary for optimum driver operation. Bypassing capacitance only allows a driver to turn the load ON. Eventually (except in rare circumstances) it is also necessary to turn the load OFF. This
requires attention to the ground path. Two things other than the driver affect the rate at which it is possible to turn a load off: The adequacy of the grounding available for the driver, and the inductance of the leads from the driver to the load. The latter will be discussed in a separate section.

Best practice for a ground path is obviously a well laid out ground plane. However, this is not always practical, and a poorly-laid out ground plane can be worse than none. Attention to the paths taken by return currents even in a ground plane is essential. In general, the leads from the driver to its load, the driver to the power supply, and the driver to whatever is driving it should all be as low in resistance and inductance as possible. Of the three paths, the ground lead from the driver to the logic driving it is most sensitive to resistance or inductance, and ground current from the load are what is most likely to cause disruption. Thus, these ground paths should be arranged so that they never share a land, or do so for as short a distance as is practical.
To illustrate what can happen, consider the following: The inductance of a 2 cm long land, $1.59 \mathrm{~mm}(0.062$ ") wide on a PCB with no ground plane is approximately 45 nH . Assuming a dl/dt of $0.3 \mathrm{~A} / \mathrm{ns}$ (which will allow a current of 3 A to flow after 10ns, and is thus slightly slow for our purposes) a voltage of 13.5 Volts will develop along this land in response to our postulated $\Delta \mathrm{I}$. For a 1 cm land, (approximately 15 nH ) 4.5 Volts is developed. Either way, anyone using TTL-level input signals to the driver will find that the response of their driver has been seriously degraded by a common ground path for input to and output from the driver of the given dimensions. Note that this is before accounting for any resistive drops in the circuit. The resistive drop in a 1.59 mm ( $0.062^{\prime \prime}$ ) land of 2 zz . Copper carrying 3 A will be about $4 \mathrm{mV} / \mathrm{cm}(10 \mathrm{mV} / \mathrm{in})$ at DC , and the resistance will increase with frequency as skin effect comes into play.
The problem is most obvious in inverting drivers where the input and output currents are in phase so that any attempt to raise the driver's input voltage (in order to turn the driver's load off) is countered by the voltage developed on the common ground path as the driver attempts to do what it was supposed to. It takes very little common ground path, under these circumstances, to alter circuit operation drastically.

## Output Lead Inductance

The same descriptions just given for PCB land inductance apply equally well for the output leads from a driver to its load, except that commonly the load is located much further away from the driver than the driver's ground bus.

Generally, the best way to treat the output lead inductance problem, when distances greater than $4 \mathrm{~cm}\left(2^{\prime \prime}\right)$ are involved, requires treating the output leads as a transmission line. Unfortunately, as both the output impedance of the driver and the input impedance of the MOSFET gate are at least an order of magnitude lower than the impedance of common coax, using coax is seldom a cost-effective solution. A twisted pair works about as well, is generally lower in cost, and allows use of a wider variety of connectors. The second wire of the twisted pair should carry common from as close as possible
to the ground pin of the driver directly to the ground terminal of the load. Do not use a twisted pair where the second wire in the pair is the output of the other driver, as this will not provide a complete current path for either driver. Likewise, do not use a twisted triad with two outputs and a common return unless both of the loads to be driver are mounted extremely close to each other, and you can guarantee that they will never be switching at the same time.

For output leads on a printed circuit, the general rule is to make them as short and as wide as possible. The lands should also be treated as transmission lines: i.e. minimize sharp bends, or narrowings in the land, as these will cause ringing. For a rough estimate, on a $1.59 \mathrm{~mm}\left(0.062^{\prime \prime}\right)$ thick G-10 PCB a pair of opposing lands each $2.36 \mathrm{~mm}(0.093$ ") wide translates to a characteristic impedance of about $50 \Omega$. Half that width suffices on a 0.787 mm ( $0.031^{\prime \prime}$ ) thick board. For accurate impedance matching with a MIC4423/24/25 driver, on a $1.59 \mathrm{~mm}(0.062$ ") board a land width of 42.75 mm (1.683") would be required, due to the low impedance of the driver and (usually) its load. This is obviously impractical under most circumstances. Generally the tradeoff point between lands and wires comes when lands narrower than 3.18 mm ( $0.125^{\prime \prime}$ ) would be required on a 1.59 mm ( $0.062^{\prime \prime}$ ) board.

To obtain minimum delay between the driver and the load, it is considered best to locate the driver as close as possible to the load (using adequate bypassing). Using matching transformers at both ends of a piece of coax, or several matched lengths of coax between the driver and the load, works in theory, but is not optimum.

## Driving at Controlled Rates

Occasionally there are situations where a controlled rise or fall time (which may be considerably longer than the normal rise or fall time of the driver's output) is desired for a load. In such cases it is still prudent to employ best possible practice in terms of bypassing, grounding and PCB layout, and then reduce the switching speed of the load (NOT the driver) by adding a noninductive series resistor of appropriate value between the output of the driver and the load. For situations where only rise or only fall should be slowed, the resistor can be paralleled with a fast diode so that switching in the other direction remains fast. Due to the Schmitt-trigger action of the driver's input it is not possible to slow the rate of rise (or fall) of the driver's input signal to achieve slowing of the output.

## Input Stage

The input stage of the MIC4423/24/25 consists of a singleMOSFET class A stage with an input capacitance of $\leq 38 \mathrm{pF}$. This capacitance represents the maximum load from the driver that will be seen by its controlling logic. The drain load on the input MOSFET is a -2 mA current source. Thus, the quiescent current drawn by the driver varies, depending on the logic state of the input.
Following the input stage is a buffer stage which provides $\sim 400 \mathrm{mV}$ of hysteresis for the input, to prevent oscillations when slowly-changing input signals are used or when noise is present on the input. Input voltage switching threshold is
approximately 1.5 V which makes the driver directly compatible with TTL signals, or with CMOS powered from any supply voltage between 3 V and 15 V .
The MIC4423/24/25 drivers can also be driven directly by the SG1524/25/26/27, TL494/95, TL594/95, NE5560/61/62/68, TSC170, MIC38C42, and similar switch mode power supply ICs. By relocating the main switch drive function into the driver rather than using the somewhat limited drive capabilities of a PWM IC. The PWM IC runs cooler, which generally improves its performance and longevity, and the main switches switch faster, which reduces switching losses and increase system efficiency.

The input protection circuitry of the MIC4423/24/25, in addition to providing 2 kV or more of ESD protection, also works to prevent latchup or logic upset due to ringing or voltage spiking on the logic input terminal. In most CMOS devices when the logic input rises above the power supply terminal, or descends below the ground terminal, the device can be destroyed or rendered inoperable until the power supply is cycled OFF and ON. The MIC4423/24/25 drivers have been designed to prevent this. Input voltages excursions as great as 5 V below ground will not alter the operation of the device. Inputexcursions above the power supply voltage will result in the excess voltage being conducted to the power supply terminal of the IC. Because the excess voltage is simply conducted to the power terminal, if the input to the driver is left in a high state when the power supply to the driver is turned off, currents as high as 30 mA can be conducted through the driver from the input terminal to its power supply terminal. This may overload the output of whatever is driving the driver, and may cause other devices that share the driver's power supply, as well as the driver, to operate when they are assumed to be off, but it will not harm the driver itself. Excessive input voltage will also slow the driver down, and result in much longer internal propagation delays within the drivers. TD2, for example, may increase to several hundred nanoseconds. In general, while the driver will accept this sort of misuse without damage, proper termination of the line feeding the driver so that line spiking and ringing are minimized, will always result in faster and more reliable operation of the device, leave less EMI to be filtered elsewhere, be less stressful to other components in the circuit, and leave less chance of unintended modes of operation.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 series and 74Cxxx have outputs which can only source or sink a few milliamps of current, and even shorting the output of the device to ground or $\mathrm{V}_{\mathrm{CC}}$ may not damage the device. CMOS drivers, on the other hand, are intended to source or sink several Amps of current. This is necessary in order to drive large capacitive loads at frequencies into the megahertz range. Package power dissipation of driver ICs can easily be exceeded when driving large loads at high frequencies. Care must therefore be paid to device dissipation when operating in this domain.
The Supply Current vs Frequency and Supply Current vs Load characteristic curves furnished with this data sheet aid
in estimating power dissipation in the driver. Operating frequency, power supply voltage, and load all affect power dissipation.
Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin plastic DIP package, from the datasheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 960 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load power dissipation (PL)
- Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right)$
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$I=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used (See characteristic curves)
$D=$ fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=f C\left(V_{S}\right)^{2}
$$

where:

$$
\begin{aligned}
f & =\text { Operating Frequency } \\
C & =\text { Load Capacitance } \\
V_{S} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $\mathrm{R}_{\mathrm{O}}$ required may be either the
on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{PL}_{\mathrm{L}}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right.$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V_{S}\left[D I_{H}+(1-D) I_{L}\right]
$$

where:
$\mathrm{I}_{\mathrm{H}}=$ quiescent current with input high
$I_{L}=$ quiescent current with input low
$\mathrm{D}=$ fraction of time input is high (duty cycle)
$\mathrm{V}_{\mathrm{S}}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P -channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}_{\mathrm{S}}$ to ground. The transition power dissipation is approximately:

$$
P_{T}=f V_{S}(A \cdot s)
$$

where (A•s) is a time-current factor derived from Figure 2.
Total power (PD) then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

Examples show the relative magnitude for each term.
EXAMPLE 1: A MIC4423 operating on a 12 V supply driving two capacitive loads of 3000 pF each, operating at 250 kHz , with a duty cycle of $50 \%$, in a maximum ambient of $60^{\circ} \mathrm{C}$.
First calculate load power loss:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =\mathrm{f} \times \mathrm{C} \times\left(\mathrm{V}_{\mathrm{S}}\right)^{2} \\
\mathrm{P}_{\mathrm{L}} & =250,000 \times\left(3 \times 10^{-9}+3 \times 10^{-9}\right) \times 12^{2} \\
& =0.2160 \mathrm{~W}
\end{aligned}
$$

Then transition power loss:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{T}}=\mathrm{f} \times \mathrm{V}_{\mathrm{S}} \times(\mathrm{A} \cdot \mathrm{~s}) \\
& =250,000 \cdot 12 \cdot 2.2 \times 10^{-9}=6.6 \mathrm{~mW}
\end{aligned}
$$

Then quiescent power loss:

$$
P_{Q}=V_{S} \times\left[D \times I_{H}+(1-D) \times I_{L}\right]
$$

$$
\begin{aligned}
& =12 \times[(0.5 \times 0.0035)+(0.5 \times 0.0003)] \\
& =0.0228 \mathrm{~W}
\end{aligned}
$$

Total power dissipation, then, is:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{D}} & =0.2160+0.0066+0.0228 \\
& =0.2454 \mathrm{~W}
\end{aligned}
$$

Assuming an SOIC package, with an $\theta_{\mathrm{JA}}$ of $120^{\circ} \mathrm{C} / \mathrm{W}$, this will result in the junction running at:

$$
0.2454 \times 120=29.4^{\circ} \mathrm{C}
$$

above ambient, which, given a maximum ambient temperature of $60^{\circ} \mathrm{C}$, will result in a maximum junction temperature of $89.4^{\circ} \mathrm{C}$.

EXAMPLE 2: A MIC4424 operating on a 15 V input, with one driver driving a $50 \Omega$ resistive load at 1 MHz , with a duty cycle of $67 \%$, and the other driver quiescent, in a maximum ambient temperature of $40^{\circ} \mathrm{C}$ :

$$
P_{L}=I^{2} \times R_{O} \times D
$$

First, lo must be determined.

$$
\mathrm{I}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} /\left(\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{LOAD}}\right)
$$

Given $R_{O}$ from the characteristic curves then,

$$
\begin{aligned}
& \mathrm{IO}=15 /(3.3+50) \\
& \mathrm{IO}=0.281 \mathrm{~A}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =(0.281)^{2} \times 3.3 \times 0.67 \\
& =0.174 \mathrm{~W} \\
\mathrm{P}_{\mathrm{T}} & =\mathrm{F} \times \mathrm{V}_{\mathrm{S}} \times(\mathrm{A} \cdot \mathrm{~s}) / 2
\end{aligned}
$$

(because only one side is operating)

$$
\begin{aligned}
& =\left(1,000,000 \times 15 \times 3.3 \times 10^{-9}\right) / 2 \\
& =0.025 \mathrm{~W}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{Q}}= & 15 \times[(0.67 \times 0.00125)+(0.33 \times 0.000125)+ \\
& (1 \times 0.000125)]
\end{aligned}
$$

(this assumes that the unused side of the driver has its input grounded, which is more efficient)

$$
=0.015 \mathrm{~W}
$$

then:

$$
P_{D}=0.174+0.025+0.0150
$$

$$
=0.213 \mathrm{~W}
$$

In a ceramic package with an $\theta_{\mathrm{JA}}$ of $100^{\circ} \mathrm{C} / \mathrm{W}$, this amount of power results in a junction temperature given the maximum $40^{\circ} \mathrm{C}$ ambient of:

$$
(0.213 \times 100)+40=61.4^{\circ} \mathrm{C}
$$

The actual junction temperature will be lower than calculated both because duty cycle is less than $100 \%$ and because the graph lists $R_{D S(o n)}$ at a $\mathrm{T}_{\mathrm{J}}$ of $125^{\circ} \mathrm{C}$ and the $\mathrm{R}_{\mathrm{DS}(\text { (on })}$ at $61^{\circ} \mathrm{C}$ $T_{J}$ will be somewhat lower.

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$\mathrm{D}=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$f=$ Operating Frequency of the driver in Hertz
$\mathrm{I}_{\mathrm{H}}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$\mathrm{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$\mathrm{P}_{\mathrm{D}}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in the graph on the following page in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency to find Watts).
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}_{\mathrm{S}}=$ Power supply voltage to the IC in Volts.


NOTE: THE VALUES ON THIS GRAPH REPRESENT THE LOSS SEEN BY BOTH DRIVERS IN A PACKAGE DURING ONE COMPLETE CYCLE. FOR A SINGLE DRIVER DIVIDE THE STATED VALUES BY 2. FOR A SINGLE TRANSITION OF A SINGLE DRIVER, DIVIDE THE STATED VALUE BY 4.

Figure 2.


## Package Information



16-Pin Wide SOP (WM)

MICREL INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 wEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

