
	Ι							R	EVISI	ONS			Ι							
LTR					D	ESCR	RIPTIO	N					DA ⁻	ΓE (YR	-MO-DA	١)		APPR	OVED)
Α	Upda	ded provisions for the inclusion of radiation-hardened devices. dated boilerplate. Added case outline "Z" to drawing. Added device e 09 to drawing glg						Ray	mond	Monnii	n									
REV																				
REV SHEET																				
SHEET	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
	A 15	A 16	A 17	A 18	A 19	A 20	A 21	A 22	A 23	A 24	A 25	A 26	A 27	A 28	A 29	A 30	A 31	A 32	A 33	†
SHEET REV SHEET REV STATU	15 JS				19															34
SHEET REV SHEET	15 JS			18 RE\	19		21	22	23	24	25	26	27	28	29	30	31	32	33	A 34 A
SHEET REV SHEET REV STATU	15 JS			18 REV	19 V	20 BY	21 A	22 A	23 A	24 A	25 A	26 A 6	27 A 7	28 A 8	29 A 9	30 A 10 ENTE	31 A 11	32 A 12	33 A 13	34 A
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA	15 JS S	16		18 REY SHI	19 V EET PARED	20 BY wling	21 A	22 A	23 A	24 A	25 A	26 A 6	27 A 7	28 A 8	29 A 9	30 A 10 ENTE	31 A 11	32 A 12	33 A 13	3 ²
SHEET REV SHEET REV STATL OF SHEETS PMIC N/A STA MICRO DRA	JS S NDAF OCIRC AWIN RAWIN ILABL SE BY	RD CUIT G		18 REV SHI	19 V EET PARED Jeff Box	BY wling	21 A 1	22 A	23 A	24 A 4 MIC POF	25 A 5	26 A 6 DEF	27 A 7 ENSECOLUM	28 A 8 SUP MBUS,	29 A 9 PLY C	30 A 10 EENTE) 432	31 A 11 ER CO 16-500	32 A 12	33 A 13 BUS	34 A
SHEET REV SHEET REV STATL OF SHEETS PMIC N/A STA MICRO DRA THIS D AVA FOR U DEPA AND AGEN DEPAR	JS S NDAF OCIRO AWIN RAWIN RILABL SE BY RTMEI	TE IS	17	18 REY SHI	Jeff Box	BY wling BY el A. Fry	21 A 1	22 A 2	23 A	24 A 4 MIC POF	25 A 5	26 A 6 DEF C RCUIT ATIC I	27 A 7 ENSECUM	28 A 8 SUP MBUS, MORY OM A	29 A 9 PLY C	30 A 10 SENTE O 432	31 A 11 ER CO 16-500 CMOS	32 A 12 OLUME 000	33 A 13 BUS	34 A
SHEET REV SHEET REV STATL OF SHEETS PMIC N/A STA MICRO DRA THIS D AVA FOR U DEPA AND AGEN DEPAR	JS S NDAF OCIRC AWIN RAWIN REBY NCIES	TE IS	17	18 REY SHI	V EET PARED Jeff Box CKED B Jeff Box ROVED Michael	BY wling BY el A. Fry	21 A 1	22 A 2	23 A	24 A 4	25 A 5	26 A 6 DEF C RCUIT ATIC I	27 A 7 ENSECUM	28 A 8 SUP MBUS, MORY OM A	29 A 9 PLY C	30 A 10 SENTE O 432	31 A 11 ER CO 16-500 CMOS	32 A 12 DLUME 000	33 A 13 BUS	34 A

- 1. SCOPE
- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Data retention	Access time
01	7025	128K (8K x 16-bit) Dual port SRAM	No	70 ns
02	7025	128K (8K x 16-bit) Dual port SRAM	Yes	70 ns
03	7025	128K (8K x 16-bit) Dual port SRAM	No	55 ns
04	7025	128K (8K x 16-bit) Dual port SRAM	Yes	55 ns
05	7025	128K (8K x 16-bit) Dual port SRAM	No	45 ns
06	7025	128K (8K x 16-bit) Dual port SRAM	Yes	45 ns
07	7025	128K (8K x 16-bit) Dual port SRAM	No	35 ns
80	7025	128K (8K x 16-bit) Dual port SRAM	Yes	35 ns
09	7025	128K (8K x 16-bit) Dual port SRAM	Yes	30 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X Y	CMGA15-PN See figure 1	84 84	Pin grid array Flat pack
Z	See figure 1	84	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 2

1.3 Absolute maximum ratings. 1/2/

1.4 Recommended operating conditions.

1.5 Digital logic testing for device classes Q or V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) - - - - - 5/ percent

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard for Microcircuit Case Outlines.

5/ Values will be added as they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} All voltages referenced to GND unless otherwise specified.

^{3/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{4/} Negative undershoots to a minimum of -3.0 V are allowed with a maximum of 20 ns pulse width.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's)

MIL-HDBK-780 - Standard Microcircuit Drawings

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192M-95 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103).

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard EIA/JESD78 - IC Latch-Up Test.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.
- 3.2.4 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

	5962-91617
REVISION LEVEL A	SHEET 4

- 3.2.5 Die overcoat. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-PRF-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-PRF-38535 for classes Q and V. Samples may be pulled any time after seal.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations. the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A)

4. QUALITY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

SIZE 5962-91617 **STANDARD** Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET **COLUMBUS, OHIO 43216-5000**

5

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 6

		TABLE I. Electrical perfo	ormance ch	aracteristics	,			
Test	Symbol	Conditions		Group A subgroups	Device type	Lir	mits	Unit
		$-55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +129$ 4.5 V \leq V _{CC} \leq 5.5 unless otherwise special	5 V ecified	Subgroups	туре	Min	Max	
Output low voltage	VOL	V _{CC} = 4.5 V, I _{OL} = 4 mA, V _{IH} = 2.2 V, V _{IL} = 0.8 V		1, 2, 3	All		0.4	V
<u> </u>			M,D,P	1 <u>1</u> /			<u>2</u> /	
Output high voltage	VOH	V _{CC} = 4.5 V, I _{OH} = -4mA V _{IH} = 2.2 V, V _{IL} = 0.8 V		1, 2, 3	All	2.4		V
· · · · · · · · · · · · · · · · · · ·	<u> </u>	OND	M,D,P	1 <u>1</u> /		<u>2</u> /	<u> </u>	<u> </u>
Input leakage current	lLI	$V_{CC} = 5.5 \text{ V}, V_{IN} = \text{GND to}$	o VCC	1, 2, 3	02,04, 06,08,09		5	μΑ
!			L.D.D	1 ,	01,03,05,07		10	4
Outros Indicate ourrent	 		M,D,P	1 1/	100.04		<u>2</u> /	
Output leakage current	lLO	V _{CC} = 5.5 V, CE = V _{IH} , V _{OUT} = GND to V _{CC}		1, 2, 3	02,04, 06,08,09	<u> </u>		μΑ
,		VOUT = 32 12 100			01,03,05,07		10	<u> </u>
· · · · · · · · · · · · · · · · · · ·			M,D,P	1 <u>1</u> /			<u>2</u> /	
Dynamic operating current (both ports active)	lCC1	Outputs open, V _{CC} = 5.5 \	√,	1, 2, 3	05,07		400	mA
(both ports active)		$\frac{\overline{SEM}}{\overline{CE}} \ge V_{IH}, f = f_{max} \frac{3}{2}$			03		395	1
,					01		390	
!					06,08,09		340	
,					04		335	
,					02		330	
	l		M,D,P	1 <u>1</u> /			<u>2</u> /	
Standby supply current	lCC2	OFW W		1, 2, 3	01,03,05,07		85	mA
(both ports) TTL inputs		SEM _R = SEM _L ≥ V _{IH} , CE _R = CE _L ≥ V _{IH} ,			02,04,06,08		65	
,		L-	_	_	09		50	
		$V_{CC} = 5.5 \text{ V}, f = f_{max} \ \underline{3}$	/ M,D,P	1 <u>1</u> /			<u>2</u> /	
Standby supply current	I _{CC3}	active port outputs open		1, 2, 3	01,03,05,07		290	mA
(one port) TTL inputs		$\frac{\text{SEM}_{R} = \text{SEM}_{L} > \text{V}_{IH}}{\text{CE}_{R} = \text{CE}_{L} \ge \text{V}_{IH}},$			02,04,06, 08,09		250	
		$V_{CC} = 5.5 \text{ V}, f = f_{max} \ \underline{3}$	M,D,P	1 <u>1</u> /	†		<u>2</u> /	
				1, 2, 3	01,03,05,07		30	mA
(both ports) CMOS inputs		$SEM_{R} = SEM_{L} \ge V_{CC-0}$ both ports $\overline{CE}_{R} = \overline{CE}_{L} \ge V_{CC-0}$.2 V	,	02,04,06,08		10	
,		both ports $CE_R = CE_L \ge V$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC}$	/ _{CC} - 0.∠ v √ 0.2 V		09		5	
!		$V_{CC} = 5.5 \text{ V, f} = 0 \frac{4}{}$	M,D,P	1 <u>1</u> /	+		<u>2</u> /	
Full standby supply current (one port) CMOS inputs		active port outputs open	I	1, 2, 3	01,03,05,07		260	mA
		$\begin{aligned} & SEM_R = SEM_L \ge V_{CC} - 0, \\ & \text{one port } \overline{CE}_R \text{ or } \overline{CE}_L \ge V_{CC} \\ & V_{IN} \le 0.2 \text{ V or } \ge V_{CC} - 0.2 \end{aligned}$.2 V CC - 0.2 V 2 V		02,04,06,08 09		215	
,		$V_{CC} = 5.5 \text{ V}, f = f_{max} \ \underline{3}$		1 <u>1</u> /	+	\vdash	<u>2</u> /	
See footnotes at end of table	<u>l</u> ∍.	VCC - 5.5 t, max -	141,50 ,-	<u> ' = '</u>			<u> = </u>	
			0175	$\overline{}$		$\overline{}$		
STA MICROCIRO	ANDARD		SIZE A				5962	2-91617
DEFENSE SUPPLY COLUMBUS,	Y CENTE	R COLUMBUS		REVI	ISION LEVEL A		SHEET	7

	TAB	LE I. Electrical performance	e characte	<u>ristics</u> - con	tinued.			
Test	Symbol	Conditions $-55^{\circ} C \le T_{C} \le +125$	°C	Group A subgroups	Device type	Lin	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5$ unless otherwise spec				Min	Max	
Input capacitance	C _{IN}	$V_{IN} = 0 \text{ V}, V_{CC} = 5.0 \text{ V},$ f = 1MHz, T _A = 25°C, see 4	4.4.1e	4	All		11	pF
Output capacitance	COUT	$V_{OUT} = 0 \text{ V}, V_{CC} = 5.0 \text{ V},$ f = 1MHz, T _A = 25°C, see 4	4.4.1e	4	All		11	pF
Functional testing		See 4.4.1c		7, 8A, 8B	All			
			M,D,P	7 <u>1</u> /		<u>2</u> /		
Data retention voltage	$V_{ m DR}$	$CE \ge V_{CC} - 0.2 \text{ V}, V_{CC} = 2 \text{ V}$ VIN $\ge V_{CC} - 0.2 \text{ V} \text{ or } \le 0.2 \text{ O}$	2.0 V V	1, 2, 3	02,04,06, 08,09	2.0		V
			M,D,P	1 <u>1</u> /		<u>2</u> /		
Data retention current	ICCDR			1, 2, 3	02,04,06,08		4	mA
					09		400	μА
			M,D,P	1 <u>1</u> /			<u>2</u> /	
Chip deselect to data retention time <u>5</u> /	^t CDR	$V_{CC} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or ≤ 0.2).2 V V	9, 10, 11	02,04,06, 08,09	0		ns
		See figures 4 and 5 6/	M,D,P	9 <u>1</u> /		<u>2</u> /		
Operation recovery time <u>5</u> /	t _R			9, 10, 11	02,04,06, 08,09	^t AVAV		ns
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Read/write cycle time	^t AVAV	See figures 4 and 5 6/		9, 10, 11	01,02	70		ns
					03,04	55		
					05,06	45		
					07,08	35		
			MDD	0.4/	09	30		
Address access time	+		M,D,P	9 <u>1</u> / 9, 10, 11	01,02	<u>2</u> /	70	no
Address access time	^T AVQV			9, 10, 11	03,04		55	ns
					05,06		45	
					07,08		35	
					09		30	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
Chip enable access time	t _{ELQV}		-	9, 10, 11	01,02		70	ns
<u>7</u> /					03,04		55]
					05,06		45	
					07,08		35	
					09		30	
See footnotes at end of table	<u> </u> ∋.		M,D,P	9 <u>1</u> /			<u>2</u> /	<u> </u>
		Т	0:75	<u> </u>		- 1		
ST/ MICROCIR	ANDARD CUIT DRA	AWING	SIZE A				5962	2-91617
DEFENSE SUPPL' COLUMBUS,	Y CENTEI	R COLUMBUS		REV	ISION LEVEL A		SHEET	8

	TABL	E I. <u>Electrical performance</u>	e characte	<u>eristics</u> - contin	ued.			
Test	Symbol	Conditions $-55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}$	25°C subgroups		Device type	Lin	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5$ unless otherwise spe	5 V	Subgroups	type	Min	Max	
Byte enable access time	t _{ABE}	See figures 4 and 5 6/		9, 10, 11	01,02		70	ns
<u>7</u> /					03,04		55	
					05,06		45	
					07,08		35	
					09		30	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
Output enable access	^t OLQV			9, 10, 11	01,02		35	ns
time <u>7</u> /					03,04		30	
					05,06		25	
					07,08		20	
					09		15	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
Output hold from	t _{AVQX}			9, 10, 11	All	3		ns
address change			M,D,P	9 <u>1</u> /		<u>2</u> /		
Output enable to output	^t OLQX	See figures 4 and 5 8/		9, 10, 11	01-06	5		ns
active <u>5</u> /					07-09	3		
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Output disable to output	^t OHQZ			9, 10, 11	01,02		30	ns
inactive <u>5</u> /					03,04		25]
					05,06		20	
					07,08,09		15	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
Chip enable to power-up	^t ELPU	See figures 4 and 5 6/		9, 10, 11	All	0		ns
time <u>5</u> /			M,D,P	9 <u>1</u> /		<u>2</u> /		
Chip disable to power-	^t EHPD			9, 10, 11	All		50	ns
down time <u>5</u> /			M,D,P	9 <u>1</u> /			<u>2</u> /	
Semaphore flag update	t _{SOP}			9, 10, 11	All	15		ns
pulse(OE or SEM)			M,D,P	9 <u>1</u> /		<u>2</u> /		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	9

	TAB	LE I. <u>Electrical performan</u>	ce characte	<u>ristics</u> - cor	tinued.			
Test	Symbol	Conditions -55° C ≤ TC ≤ +125° C 4.5 V ≤ VCC ≤ 5.5 V unless otherwise specified		Group A subgroups	s type		mits	Unit
		unless otherwise sp	.5 V ecified			Min	Max	
Chip enable to end of	t _{ELWH}	See figures 4 and 5 6/		9, 10, 11	01,02	50		ns
write <u>9</u> /					03,04	45		1
					05,06	40		
					07,08	30		
					09	25		
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Address valid to end of	^t AVWH			9, 10, 11	01,02	50		ns
write					03,04	45		
					05,06	40		
					07,08	30		
					09	25		1
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Address set-up time 9/	^t AVWL				All	0		ns
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Write pulse width	tWLWH			9, 10, 11	01,02	50		ns
					03,04	45		
					05,06	40		
					07,08	30		
					09	25		
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Write recovery time	twhax				All	0		ns
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Data valid to end of write	tDVWH			9, 10, 11	01,02	40		ns
					03,04	30		
					05,06	25		
					07,08	25		
					09	20		
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Data hold time 10/	twhdx				All	0		ns
			M,D,P	9 <u>1</u> /		<u>2</u> /		
Write enable to output	t _{WLQZ}	See figures 4 and 5 5/	<u>8</u> /	9, 10, 11	01,02		30	ns
inactive					03,04		25	
					05,06		20	
					07,08,09		15	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
See footnotes at end of table.								
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		SIZE A				5962	2-91617	
			REV	ISION LEVE	L	SHEET	10	

Test	Symbol			Group A	Device type	Limits		Unit
				subgroups		Min	Max	
Output active from end-of-	twhqx	See figures 4 and 5 5/3	<u>8</u> /	9, 10, 11	All	0		ns
write <u>10</u> /			M,D,P	9 <u>1</u> /		<u>2</u> /		
SEM flag write to read time	^t SWRD	See figures 4 and 5 6/		9, 10, 11	All	10		ns
			M,D,P	9 <u>1</u> /		<u>2</u> /		
SEM flag contention window	^t SPS			9, 10, 11	All	10		ns
window			M,D,P	9 <u>1</u> /		<u>2</u> /		
BUSY access time from address match	^t BAA	M/S = H See figures 4 and 5 <u>6</u> /		9, 10, 11	01-04		45	ns
address materi		See ligures 4 and 5 o			05-08		35	
					09		30	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
BUSY disable time from address not matched	^t BDA			9, 10, 11	01-04		40	ns
address not matched					05-08		30	
					09		25	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
BUSY access time from chip enable low	^t BAC			9, 10, 11	01-04		40	ns
omp ondoic ion					05-08		30	
					09		25	
			M,D,P	9 <u>1</u> /			<u>2</u> /	
BUSY disable time from chip enable high	tBDC			9, 10, 11	01-04		35	ns
omp ones mg.					05-08		25	
					09		20	
		-	M,D,P	9 <u>1</u> /			<u>2</u> /	
Arbitration priority set-up time 11/	^t APS			9, 10, 11	All	5		ns
			M,D,P	9 <u>1</u> /		<u>2</u> /		
BUSY disable time from chip enable high 12/	tBDD			9, 10, 11	All			ns
ompondoro mgm <u>re</u>	1		M,D,P	9 <u>1</u> /			<u>2</u> /	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	11

TABLE I. <u>Electrical performance characteristics</u> - continued.							
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type	Liı	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ unless otherwise specified			Min	Max	
Write pulse to data delay	^t wdd	See figures 4 and 5 6/	9, 10, 11	01,02		95	ns
				03,04		80	
				05,06		70	-
				07,08		60	
				09		55	
		M,D,P	9 <u>1</u> /			<u>2</u> /	
Write data valid to read data delay	^t DDD		9, 10, 11	01,02		80	ns
data delay				03,04		65	
				05,06		55	
				07,08		45	
				09		40	
		M,D,P	9 <u>1</u> /			<u>2</u> /	
BUSY input to write 13/	^t wв	See figures 4 and 5 6/	9, 10, 11	All	0		ns
		$M/\overline{S} = L$ M,D,P	9 <u>1</u> /		<u>2</u> /		
Write hold after BUSY 14/	^t WH		9, 10, 11	All	25		ns
		M,D,P	9 <u>1</u> /		<u>2</u> /		
Interrupt set time	^t INS	See figures 4 and 5 6/	9, 10, 11	01,02		50	ns
				03,04		40	
				05,06		35	
				07,08		30	
				09		25	
		M,D,P	9 <u>1</u> /			<u>2</u> /	
Interrupt reset time	^t INR		9, 10, 11	01,02		50	ns
				03,04		40	
				05,06	-	35	
				07,08		30	
				09		25	
		M,D,P	9 <u>1</u> /			<u>2</u> /	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91617
		REVISION LEVEL A	SHEET 12

TABLE I. Electrical performance characteristics - continued.

- 1/ When performing postirradiation electrical measurements for any RHA level $T_{\Delta} = +25^{\circ}$ C. Limits shown are guaranteed at $T_A = +25^{\circ}C \pm 5^{\circ}C$. The M, D, and P in the test condition column are the postirradiation limits for the device types specified in the device types column.
- 2/ Preirradiation values for RHA marked devices shall also be the postirradiation values unless otherwise specified.
- At f_{MAX}, address and data inputs (except \overline{OE}) are cycling at the maximum frequency of read cycle of 1/t_{AVAV}, and using AC test conditions of input levels of GND to 3 V. 4/ f = 0 Hz means no address or control lines change.
- This parameter is tested initially and after any design or process change which could affect this parameter, and therefore shall be guaranteed to the limits specified in table I.
- AC measurements assume transition times < 5 ns, input levels from ground to 3.0 V, timing reference levels of 1.5 V, and the out<u>pu</u>t oad <u>in fig</u>ure 4, <u>ci</u>rcu<u>it A</u>.
- To access RAM: CE = L, SEM = H, UB or LB = L.
- 8/ Transition is measured at steady-state high level -500 mV or steady-state low level +500 mV on the output from the 1.5 V level on the <u>input</u>, C_L = 5 pF (including scope and jig). See figure 4, ci<u>rcu</u>it B.

 9/ To access RAM: CE = H, UB or LB = L, SEM = H. To access Semaphore: CE = H and SEM = H. Either condition must be
- valid for the entire t_{ELWH} time.


 10/ The specification for t_{WHDX} must be met by the device supplying write data to the RAM under all operating conditions. Although twho and twho are values will vary over voltage and temperature, the actual twho will always be smaller than the actual twho.

 11/ To ensure that the earlier of the two ports wins.
- 12/t_{BDD} is a calculated parameter and is greater of 0, t_{WDD} t_{DVWH}(actual) or t_{WDD} t_{WLWH}(actual).
- 13/ To ensure that the write cycle is inhibited during contention.
- 14/ To ensure that a write cycle is completed after contention.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962
		REVISION LEVEL A	SHEET

5962-91617

13




<u>Inches</u>	<u>Millimeters</u>	<u>Inches</u>	<u>Millimeters</u>
.007	.18	.140	3.56
.012	.30	.500	12.70
.013	.33	1.000	25.40
.014	.36	1.130	28.70
.018	.46	1.170	29.72
.020	.51	1.940	49.28
.050	1.27	1.960	49.78
105	2 67		

DETAIL "A"

Note: Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence. Metric equivalents are for general information only.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91617
		REVISION LEVEL A	SHEET 14



Note: Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence. Metric equivalents are for general information only.

FIGURE 1. Case outline - continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91617
		REVISION LEVEL A	SHEET 15

Device types	All						
Case outline		X					
Terminal number	<u>1</u> / <u>2</u> / Terminal symbol	Terminal number	1/ 2/ Terminal symbol				
A1	I/O _{8R}	F9	v _{cc}				
A2	I/O ₆ R	F10	UB _L				
A3	I/O ₅ R	F11	OEL				
A4	I/O ₃ R	G1	CER				
A5	I/O ₁ R	G2	UB _R				
A6	I/O ₀ R	G3	SEMR				
A7	I/O ₁₅ L	G9	R/WL				
A8	I/O ₁₃ L	G10	CEL				
A9	I/O11L	G11	SEM _L				
A10	I/O10L	H1	A ₁₂ R				
A11	I/O7L	H2	A ₁₁ R				
B1	I/O11R	H10	A ₁₂ L				
B2	I/O9R	H11	LB _L A10R A8R A0R BUSY _L A9L A11L A6R A5R A5R A2R				
B3	I/O9R	J1					
B4	I/O7R	J2					
B5	I/O2R	J5					
B6	I/O2R	J6					
B7	I/O14L	J7					
B8	I/O12L	J10					
B9	I/O9L	J11					
B10	I/O5L	K1					
B11	I/O5L	K2					
C1	I/O12R	K3					
C2	I/O10R	K4					
C5 C6 C7 C10 C11 D1 D2 D10 D11	VCC GND VCC I/O6L I/O4L I/O14R I/O13R I/O3L I/O2L	K5 K6 K7 K8 K9 K10 K11 L1	INT _R M/S A0L A3L A6L A8L A10L A7R A4R				
E1	ŌE _R	L3	A _{3R}				
E2	I/O _{15R}	L4	A _{1R}				
E3	GND	L5	BUSY _R				
E9	GND	L6					
E10	I/O _{1L}	L7	ĪNT _L				
E11	I/O _{0L}	L8	A _{2L}				
F1	<u>IB</u> _R	L9	A _{4L}				
F2	R/W	L10	A ₅ L				
F3	GND	L11	A ₇ L				

^{1/} All V_{CC} pins must be connected to power supply. 2/ All GND pins must be connected to ground supply.

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91617
		REVISION LEVEL A	SHEET 16

Device			All			
types Case						
<u>outline</u>	<u>1</u> / <u>2</u> /		Y and Z	1/2/		
Terminal number	Terminal Terminal symbol number		Terminal symbol			
1	_		43	GND		
	V _{CC}					
2 3 4 5 6 7	OE _L I/O ₀ L		44 45 46	SEM _R CE _R UB _R		
5	L GNH		48 47 48			
7 8	1/O ₂ L 1/O ₃ L 1/O ₄ L		49 50	A12R A11B		
9 10	1/O5L		51 52	A10R A9R A9R		
11 12	1/O [/] L		53 54	AAR		
13 14	I/O401		55 56	A5R A4B		
15 16	1/011L 1/011L 1/012L 1/013L GND		57 58	A3R A2R A1R		
17 18	GND GND		59 60	A1R A0R		
19	I/O _{14L}		61	INTR		
20 21	I/O _{15L}		62 63	BUSY M/S		
22 23	GND I/O ₀ R		64 65	GND BUSV.		
24 25	1/O0R 1/O1R 1/O2R VCC 1/O3R 1/O4R		66 67	INIL -		
26 27	V-20 1/03B		68 69	Aal		
28 29	1/O4R 1/O5B		70 71	AJL		
30 31	1/04R 1/05R 1/06R 1/07R 1/08R		72 73	A5L		
32 33	1/O8R 1/O9R		74 75	A/L		
34 35	I/O8R I/O9R I/O10R I/O11R I/O12R		76 77	AgL		
36 37	1/O ₁₂ R 1/O ₁₃ R		78 79	A _{12L}		
38 39	I/O ₁₄ R GND		80 81	脹		
40	I/O _{15R}		82	CE		
41	ŌE _R		83	SEM _L		
42	R/₩ _R		84	R/W _L		

 $[\]frac{1}{2}/$ All V_{CC} pins must be connected to power supply. $\frac{1}{2}/$ All GND pins must be connected to ground supply.

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 17

Non-contention read/write control

		Inpu	ts <u>1</u> /			Outputs		Mode
CE	R/₩	QE	UB	ĽВ	SEM	I/O ₈₋₁₅	I/O ₀₋₇	
Н	Х	Х	Х	Х	Н	Hi-Z	Hi-Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	Hi-Z	Hi-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	Hi-Z	Write to Upper Byte Only
L	L	Х	Η	لـ	Н	Hi-Z	DATAIN	Write to Lower Byte Only
L	L	Х	اـ	اـ	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	اـ	Η	Н	DATAOUT	Hi-Z	Read Upper Byte Only
L	Н	اــ	Ξ	اــ	Н	Hi-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	Hi-Z	Hi-Z	Outputs Disabled

 $^{1/}A_{0L}-A_{12L} \neq A_{0R}-A_{12R}$.

Semaphore read/write control

	Inputs					Oı	utputs	Mode
CE	R/₩	ŌĒ	UB	ĽВ	SEM	I/O ₈₋₁₅	I/O ₀₋₇	
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	<u>1</u> /	Х	Х	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
Х	<u>1</u> /	Х	Н	Н	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
L	Х	Х	L	Х	L	-	-	Not Allowed
L	Х	Х	Х	L	L	-	-	Not Allowed

^{1/} Rising edge of signal.

FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 18

Interrupt flag 1/

	Left Port					Right	Function			
R/₩L	CEL	ŌΕL	A ₀ L-A ₁₂ L	TNTL	R/₩R	CER	ŌΕR	Aor-A12R	™TR	
L	L	Х	1FFF	×	Х	X	X	X	L <u>2</u> /	Set Right TNT _R Flag
Х	Х	Х	Х	X	Х	اــ	L	1FFF	H <u>3</u> /	Reset Right TNT _R Flag
Х	Х	Х	Х	L <u>3</u> /	L	L	Х	1FFE	Х	Set Left TNT _L Flag
Х	L		1FFE	H <u>2</u> /	Х	Х	Х	Х	Х	Reset Left TNTL Flag

- 1/ Assumes BUSYL = BUSYR = H.
- 2/ If BUSY_L = L, then no change. 3/ If BUSY_R = L, then no change.

Address busy arbitration 1/

	Inputs		Outp		
CEL	CER	AOL-A12L AOR-A12R	BUSYL 1/	BUSYR <u>1</u> /	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	<u>2</u> /	<u>2</u> /	Write Inhibit 3/

- BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address an enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

FIGURE 3. Truth tables - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 19


Example of Semaphore Procurement Sequence 1/

Functions	D ₀ -D ₁₅ Left	D ₀ -D ₁₅ Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

 $[\]underline{1}/$ This table denotes a sequence of events for only one of the eight semaphores.

FIGURE 3. <u>Truth tables</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 20



Circuit A

Circuit B (for toLqx, toHqz, twLqz and twHqx)

AC test conditions

Input pulse levels Input rise and fall times (t _r , t _f) Input timing reference levels Output reference levels	GND to 3.0 V ≤ 5 ns 1.5 V 1.5 V
Catpat reference levels	1.0 1





FIGURE 4. Output load circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 21



Notes on read operation:

- SEM = H.

- 2. Start of valid data depends on which timing becomes effective last, t_{ABE}, t_{OLQV}, t_{ELQV}, t_{AVQV}, t_{BDD}.


 3. Timing depends on which signal is asserted last, OE, CE, LB, or UB.

 4. Timing depends on which signal is de-asserted first, OE, CE, LB, or UB.

 5. t_{BDD} delay is required only in case where opposite completing a write operation to the same address location. For simultaneous read operations BLSV has no relation to valid output data. location. For simultaneous read operations BUSY has no relation to valid output data.

FIGURE 5. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 22




Notes on write cycle:

- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (t_{FI WH} or t_{WI WH}) of a low UB or TB and a low CE and a low R/W for memory array writing cycle.
- 3. t_{WHAX} is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of t_{WLWH} or (t_{WLOZ} + t_{DVWH}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DVWH}. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WI WH}.


FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 23

SEMAPHORE READ AFTER WRITE, EITHER SIDE (SEE NOTE)



Note: $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).




Notes:

- 1. D_{OR} = D_{OL}, $\overline{\text{CE}}_{R}$ = $\overline{\text{CE}}_{L}$ = H, semaphore flag is released from both sides (reads as ones from both sides) at cycle start.

- "A" may be either left or right port. "B" is the opposite port from "A".
 This parameter is measured from R/W_A or SEM_A going high to R/W_B or SEM_B going high.
 If t_{SPS} is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 24



Notes:

- 1. To ensure that the earlier of the two ports wins.
- CE_L = CE_R = L.
 OE = L for the reading port.



Notes:

- 1. BUSY input equals H for the writing port.
- 2. $\overrightarrow{CE}_L = \overrightarrow{CE}_R = \dot{L}$.






FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 25



BUSY ARBITRATION CYCLE (CONTROLLED BY ADDRESS MATCH) (M/S) = H) SEE NOTE 1




Notes on busy arbitration:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If t_{APS} is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 26



Notes on interrupt timing:

- 1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 27

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	(in accord	roups dance with 535, table III)
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1, 7, 9
2	Static burn-in (method 1015)	Not required	Not required	Required
3	Same as line 1			1*, 7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*, 7* Δ
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
9	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 28

^{1/} Blank spaces indicate tests are not applicable.2/ Any or all subgroups may be combined when using high-speed testers.

^{3/} Subgroups 7 and 8 functional tests shall verify the truth table.

^{4/ *} indicates PDA applies to subgroup 1 and 7.

 $[\]frac{1}{5}$ / ** see 4.4.1e.

^{6/} Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types
	All
I _{CC4} , I _{CC5}	±10% of specified value in table IA
ILI	±10% of specified value in table IA
I _{LO}	±10% of specified value in table IA

^{1/} The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard EIA/JESD78 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 29

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup shall not occur under any recommended operating condition.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein.
 - a. Transient dose rate upset testing for class M devices shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parametric parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.
 - c. The transient dose rate upset level shall be greater than or equal to 5E10 rads(Si)/s with a pulse width less than or equal to 1.0 μs.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle $\le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 microns in silicon.
 - e. The test temperature shall be +25 °C and the maximum rated operating temperature ±10 °C.
 - f. Bias conditions shall be V_{CC} = 4.5 V dc for the upset measurements and V_{CC} = 5.5 V dc for the latchup measurements.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91617
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	30

4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- 6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

----- Input and bidirectional output, terminal-to-GND capacitance. CIN. COUT ----- Ground zero voltage potential. GND ------- Supply current. Icc ------- Input current low. ١Į٢ ----- Input current high. ΊН ----- Case temperature. T_C ----- Ambient temperature. ----- Positive supply voltage. VCC ---------- Positive input clamp voltage. ----- Latch-up over-voltage.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91617
	REVISION LEVEL A	SHEET 31

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91617
	REVISION LEVEL A	SHEET 32

APPENDIX

FUNCTIONAL ALGORITHMS

10. SCOPE

10.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

20. APPLICABLE DOCUMENTS

This section is not applicable to this appendix.

30. ALGORITHMS

30.1 Algorithm A (pattern 1)

30.1.1 Checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

30.2 Algorithm B (pattern 2).

30.2.1 March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (All "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing X-fast sequentially, for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

30.3 Algorithm C (pattern 3).

30.3.1 XY March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (All "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially, for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91617
		REVISION LEVEL A	SHEET 33

- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.

30.4 Algorithm D (pattern 4).

30.4.1 CEDES - CE deselect checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location 0 to maximum.
- Step 3. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location to maximum.
- Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD MICROCIRCUIT DRAWING	SIZE A	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A

5962-91617

34

SHEET

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 00-01-21

Approved sources of supply for SMD 5962-89598 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535, as applicable, during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revisions of MIL-HDBK-103 and QML-38535.

STANDARD	VENDOR	VENDOR
MICROCIRCUIT	CAGE	SIMILAR PIN
DRAWING PIN 1/	NUMBER	2/
Brownia in B	NOWIDER	
5962-9161701MXA	61772	IDT7025S70GB
3302 31017 3111771	01772	1517023670015
5962-9161701MYA	61772	IDT7025S70FB
3302 31017311171	01772	151702007015
5962-9161702MXA	61772	IDT7025L70GB
3302 31017 021177	01772	1B17023270GB
5962-9161702MYA	61772	IDT7025L70FB
3302 31017 02W17A	01772	151702327015
5962-9161703MXA	61772	IDT7025S55GB
3902-9101703WIXA	01772	ID17023333GB
5962-9161703MYA	61772	IDT7025S55FB
3902-9101703W17A	01772	1D170230331 B
5962-9161704MXA	61772	IDT7025L55GB
3902-9101704WIXA	01772	1D17023E33GB
5962-9161704MYA	61772	IDT7025L55FB
3902-9101704WITA	01772	ID17023E33FB
5962-9161705MXA	61772	IDT7025S45GB
3902-9101703WIXA	01772	ID17023343GB
5962-9161705MYA	61772	IDT7025S45FB
3902-9101703W17A	01772	10170233431 0
5962-9161706MXA	61772	IDT7025L45GB
3902-9101700WIXA	01772	101702324300
5962-9161706QZC	0HGZ7	MMK2-67025EV-45MQ
5962-9161706VZC	0HGZ7	SMK2-67025EV-45SV
3902-9101700020	UTICE!	SIVINZ-07023E V-433 V
5962-9161706MYA	61772	IDT7025L45FB
3332-9101700WTA	01772	101702324310
5962-9161707MXA	61772	IDT7025S35GB
3302 3101707W/A	31772	12170230300
5962-9161707MYA	61772	IDT7025S35FB
3302 3101707W1A	01772	151702303115
5962-9161708MXA	61772	IDT7025L35GB
3302 3101700WA	01772	1517023233015
5962-9161708MYA	61772	IDT7025L35FB
3302-3101700WTA	01772	15 17 02 3 2 3 1 5
5962-9161709QZC	0HGZ7	MMK2-67025EV-30MQ
5962-9161709QZC	0HGZ7	SMK2-67025EV-30SV
3902-9101/09420	UNGZI	GWINZ-0/023EV-303V
	+	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN - continued.

Vendor CAGE Vendor name <u>number</u> and address

Integrated Device Technology 2975 Stender Way Santa Clara, CA 95054-8015

61772

MHS S.A. 0HGZ7 BP 70602

44306 NANTES CEDEX 03

FRANCE

The information contained herein is disseminated for convience only and the Goverment assumes no liability whatsoever for any inaccuracies in this information bulletin.