# Am27LV020/Am27LV020B

Advanced Micro Devices

2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM

### DISTINCTIVE CHARACTERISTICS

- Single 3.3 V power supply
  - Regulated power supply 3.0 V-3.6 V
  - Unregulated power supply 2.7 V 3.6 V (battery-operated systems)
- Low power consumption:
  - 10 μA typical CMOS standby current
  - 30 µW maximum standby power
  - 20 mW typical power at 5 MHz
- Fast access time
  - -- 150 ns
- JEDEC-approved pinout
  - Pin compatible with 5.0 V 2 Mbit EPROM
  - Easy upgrade from 28-pin JEDEC EPROMs

- 100% Flashrite<sup>™</sup> programming
  - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 Mbit
- Versatile features for simple interfacing
  - Both CMOS and TTL input/output compatibility
  - Two line control functions

### **GENERAL DESCRIPTION**

The Am27LV020 is a low voltage, low power 2 Mbit, ultraviolet erasable, progammable read-only memory organized as 256K words by 8 bits per word.


The Am27LV020 operates from a single power supply of 3.3 V and is offered with two power supply tolerances. The Am27LV020 has a Vcc tolerance range of 3.3 V  $\pm 0.3$  V making it suitable for use in systems that have regulated power supplies. The Am27LV020B has a voltage supply range of 2.7 V - 3.6 V making it an ideal part for battery operated systems.

Maximum power consumption of the Am27LV020 in standby mode is only 90  $\mu W.$  If the device is constantly accessed at 5 MHz, then the maximum power consumption increases to 54 mW. These power ratings are significantly lower than typical EPROMs. Also, as power consumption is proportional to voltage squared, 3.3 V

devices consume at least 57% less power than their 5.0 V counterparts. Due to its lower current and voltage, the Am27LV020 is well-suited for battery operated and portable systems as it extends the battery life in these systems. Typical applications are notebook and handheld computers as well as cellular phones.

The Am27LV020 is packaged in the industry standard 32-pin windowed ceramic DIP and LCC packages, as well as one-time programmable (OTP) packages. This device is pin-compatible with the 5.0 V devices.

The Am27LV020 uses AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming times of 32 seconds. This device is manufactured on AMD's sub-micron process technology which provides high speed, low power and high noise immunity.



Publication# 17342 Rev. B Amendment/0 Issue Date. February 1994 This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

0257525 0046658 090 📟

2-23




### PRODUCT SELECTOR GUIDE

| Family Part No                                 |      | Am27LV020/Am27LV020B |      |      |  |  |  |
|--|------|----------------------|------|------|--|--|--|
| Ordering Part No:<br>Am27LV020 (3.0 V – 3.6 V) | -150 | -200                 | -250 | -300 |  |  |  |
| Am27LV020B (2.7 V-3.6 V)                       |      | -200                 | -250 | -300 |  |  |  |
| Max Access Time (ns)                           | 150  | 200                  | 250  | 300  |  |  |  |
| CE (E)Access (ns)                              | 150  | 200                  | 250  | 300  |  |  |  |
| OE (G)Access (ns)                              | 65   | 75                   | 100  | 120  |  |  |  |

#### **CONNECTION DIAGRAMS**

**Top View** 



#### Notes:

1. JEDEC nomenclature is in parenthesis.


#### LOGIC SYMBOL PIN DESCRIPTION A0-A17 = Address Inputs CE (E) = Chip Enable Input A0-A17 DQ0-DQ7 = Data Input/Outputs DQ0-DQ7 OE (G) Output Enable Input CE (E) PGM (P) = Program Enable Input Vcc PGM (P) Vcc Supply Voltage VPP = Program Supply Voltage OE (G) 17342B-4 Vss = Ground

**■** 0257525 0046659 T27 **■** 



# ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



2.7 V-3.6 V Vcc Tolerance

| Valid Combinations |  |  |  |  |  |
|--------------------|--|--|--|--|--|
| AM27LV020-150      | DC, DCB, DI,<br>DIB, LC, LCB,<br>LI, LIB |  |  |  |  |
| AM27LV020-200      |  |  |  |  |  |
| AM27LV020-250      | DO DOD DI                                |  |  |  |  |
| AM27LV020-300      | DC, DCB, DI,<br>DIB, LC, LCB,            |  |  |  |  |
| AM27LV020B-200     | LI, LIB                                  |  |  |  |  |
| AM27LV020B-250     |  |  |  |  |  |
| AM27LV020B-300     |  |  |  |  |  |


#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



# ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



2.7 V-3.6 V Vcc Tolerance

| Valid Combinations |        |  |  |  |  |
|--------------------|--------|--|--|--|--|
| AM27LV020-150      |        |  |  |  |  |
| AM27LV020-200      |        |  |  |  |  |
| AM27LV020-250      |        |  |  |  |  |
| AM27LV020-300      | JC, JI |  |  |  |  |
| AM27LV020B-200     |        |  |  |  |  |
| AM27LV020B-250     |        |  |  |  |  |

AM27LV020B-300

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

0257525 0046661 685

2-26



# FUNCTIONAL DESCRIPTION Erasing the Am27LV020

In order to clear all locations of their programmed contents, it is necessary to expose the Am27LV020 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27LV020. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 µW/cm² for 15 to 20 minutes. The Am27LV020 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure

It is important to note that the Am27LV020, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27LV020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the Am27LV020

Upon delivery, or after each erasure, the Am27LV020 has all 2,097,152 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27LV020 through the procedure of programming.

The programming mode is entered when 12.75 V  $\pm$  0.25 V is applied to the V<sub>PP</sub> pin,  $\overline{CE}$  and  $\overline{PGM}$  are at V<sub>IL</sub> and  $\overline{OE}$  is at V<sub>IH</sub>.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100  $\mu s$  programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27LV020. This part of the algorithm is done at  $V_{CC}=6.25 \text{ V}$  to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at  $V_{CC}=V_{PP}=5.25 \text{ V}$ . Am27LV020 can be programmed using the same algorithm as the 5 V counterpart Am27C020.

Please refer to Section 6 for programming flow chart and characteristics.

#### Program Inhibit

Programming of multiple Am27LV020s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE}}$ , all like inputs of the parallel Am27LV020 may be common. A TTL low-level program pulse applied to an Am27LV020  $\overline{\text{CE}}$  input with  $V_{PP} = 12.75 \pm 0.25$  V,  $\overline{\text{PGM}}$  LOW, and  $\overline{\text{OE}}$  HIGH will program that Am27LV020.

A high-level  $\overline{CE}$  input inhibits the other Am27LV020s from being programmed.

### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{OE}$  and  $\overline{CE}$  at  $V_{IL}$ ,  $\overline{PGM}$  at  $V_{IH}$ , and  $V_{PP}$  between 12.5 V and 13.0 V.

#### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  ambient temperature range that is required when programming the Am27LV020.

To activate this mode, the programming equipment must force 12.0  $\pm$  0.5 V on address line A9 of the Am27LV020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VI<sub>IL</sub> to VI<sub>H</sub>. All other address lines must be held at VI<sub>L</sub> during auto select mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and Byte 1 (A0 =  $V_{IH}$ ), the device identifier code. For the Am27LV020, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### **Read Mode**

The Am27LV020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{\text{ACC}}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{\text{CE}}$ ). Data is available at the outputs  $t_{\text{CE}}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been LOW and addresses have been stable for at least  $t_{\text{ACC}} - t_{\text{CE}}$ .

#### Standby Mode

The Am27LV020 has a CMOS standby mode which reduces the maximum  $V_{CC}$  current to 25  $\mu A.$  It is placed in CMOS-standby when  $\overline{CE}$  is at  $V_{CC}\pm0.3$  V. The Am27LV020 also has a TTL-standby mode which reduces the maximum  $V_{CC}$  current to 0.6 mA. It is placed in TTL-standby when  $\overline{CE}$  is at  $V_{IH}.$  When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Mixed Power Supply System

Am27LV020 (in 3.0 V to 3.6 V regulated power supply) can be interfaced with 5 V system only when the I/O pins (DQ0-DQ7) are not driven by the 5 V system.  $V_{IHmax} = V_{CCLV}$  +2.2 V for address and clock pins and

**EPROM Products** 

2-27



 $V_{IHmax} = V_{CCLV} + 0.5 V$  for I/O pins should be followed to avoid CMOS latch-up condition.

### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu F$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### MODE SELECT TABLE

| Mode                    | Pins              | CE          | ŌĒ  | PGM | AO  | A9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|-----|----|-----|---------|
| Read                    |                   | VIL         | VIL | Х   | Х   | Х  | Х   | Dour    |
| Output Disable          |                   | VIL         | ViH | Х   | Х   | ×  | X   | High Z  |
| Standby (TTL)           |                   | VIH         | Х   | Х   | Х   | Х  | ×   | High Z  |
| Standby (CMOS)          |                   | Vcc ± 0.3 V | х   | Х   | Х   | Х  | Х   | High Z  |
| Program                 |                   | VIL         | ViH | VIL | Х   | ×  | Vpp | Din     |
| Program Ver             | ify               | VIL         | VIL | ViH | Х   | Х  | Vpp | Dоит    |
| Program Inhibit         |                   | ViH         | Х   | Х   | Х   | Х  | Vpp | High Z  |
| Auto Select<br>(Note 3) | Manufacturer Code | VIL         | VIL | Х   | VIL | Vн | Х   | 01H     |
|                         | Device Code       | VIL         | VIL | Х   | ViH | Vн | Х   | 97H     |

#### Notes:

- 1.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X can be either VII or VIH
- 3. A1-A8 = A10-A17 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.

0257525 0046663 458

## **ABSOLUTE MAXIMUM RATINGS**

| ABOOLOTE MAXIMOM HATMAO  |
|--|
| Storage Temperature:         OTP Products         -65°C to +125°C           All Other Products         -65°C to +150°C |
| Ambient Temperature with Power Applied55°C to +125°C   |
| Voltage with Respect to Vss: All pins except A9, Vpp, and  |
| Vcc (Note 1)0.6 V to Vcc + 0.6 V   |
| A9 and V <sub>PP</sub> (Note 2)0.6 V to 13.5 V   |
| Vcc $$   |
|  |

#### Notes:

- During transitions, the input may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V<sub>CC</sub> + 2.0 V for periods of up to 20 ns.
- During transitions, A9 and V<sub>PP</sub> may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. A9 and V<sub>PP</sub> must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

| Com  | nercial (C) Devices   |
|------|---|
| -    | se Temperature (Tc) 0°C to +70°C                              |
|      | t <b>rial (I) Devices</b><br>se Temperature (Tc)40°C to +85°C |
| Supp | y Read Voltages:  |
| V    | ofor Am27LV020+3.0 V to +3.6 V                                |
| V    | ofor Am27LV020B +2.7 V to +3.6 V                              |
|      |   |

Operating ranges define those limits between which the functionality of the device is guaranteed.





### DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 2, 3, and 4)

| Parameter<br>Symbol | Parameter Description          | Test Conditions  |                           | Min  | Max       | Unit |
|---------------------|--------------------------------|--|---------------------------|------|-----------|------|
| TTL and CM          | IOS Inputs for Am27LV020 (Vcc  | = 3.0 V to 3.6 V)  |                           |      |           |      |
| Vон                 | Output HIGH Voltage            | loн = −2.0 mA  |                           | 2.4  |           | ٧    |
| Vol                 | Output LOW Voltage             | 10L = 2.0 mA   |                           |      | 0.4       | V    |
| ViH                 | Input HIGH Voltage             |  |                           |      | Vcc + 0.3 | ٧    |
| VIL                 | Input LOW Voltage              |  |                           | -0.3 | +0.8      | ٧    |
| lLi                 | Input Load Current             | Vin = 0 V to Vcc   |                           |      | 1.0       | μА   |
| ILO                 | Output Leakage Current         | Vour = 0 V to Vcc  | Vouт = 0 V to Vcc         |      | 5.0       | μА   |
| lcc1                | Vcc Active Current<br>(Note 3) | CE = VIL,<br>f = 5 MHz,<br>lout = 0 mA<br>(Open Outputs) | f = 5 MHz,<br>lout = 0 mA |      | 15        | mA   |
| lcc2                | Vcc TTL Standby Current        | CE = VIH, OE = VIL                                       | ΠL                        |      | 0.6       | mA   |
| lccs                | Vcc CMOS Standby Current       | CE = Vcc ± 0.3 V   | CMOS                      |      | 25        | μΑ   |
| IPP1                | Vpp Current During Read        | CE = OE = ViL, Vpp = Vcc                                 |                           |      | 1.0       | μА   |

| Parameter<br>Symbol | Parameter Description           | Test Conditions  |          | Min                    | Max        | Unit   |
|---------------------|---------------------------------|--|----------|------------------------|------------|--------|
| CMOS for A          | m27LV020B (Vcc = 2.7 V to 3.6 \ | /)   |          |                        |            |        |
| Voн                 | Output HIGH Voltage             | loн = -20 μA<br>loн = -100 μA                            |          | Vcc - 0.1<br>Vcc - 0.2 |            | V<br>V |
| Vol                 | Output LOW Voltage              | IOL = 20 μA<br>IOL = 100 μA                              |          |                        | 0.1<br>0.2 | > >    |
| ViH                 | Input HIGH Voltage              |  |          | 2.0                    | Vcc + 0.3  | ٧      |
| VIL                 | Input LOW Voltage               |  | <u> </u> | -0.3                   | 0.8        | ٧      |
| <b>I</b> L1         | Input Load Current              | VIN = 0 V to +VCC  |          |                        | 1.0        | μΑ     |
| lLO                 | Output Leakage Current          | Vout = 0 V to +Vcc                                       |          |                        | 5.0        | μA     |
| ICC1                | Vcc Active Current<br>(Note 3)  | CE = VIL,<br>f = 5 MHz,<br>lout = 0 mA<br>(Open Outputs) |          |                        | 15         | mA     |
| lcc2                | Vcc TTL Standby Current         | CE = VIH, OE = VIL                                       | TTL      |                        | 0.6        | mA     |
| lcc3                | Vcc CMOS Standby Current        | CE = Vcc ± 0.3 V   |          |                        | 25         | μА     |
| lPP1                | Vpp Supply Current (Read)       | CE = OE = VIL, VPP = V                                   | 'cc      |                        | 1.0        | μА     |

#### Notes:

- 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$ , and removed simultaneously or after  $V_{PP}$ .
- 2. Caution: The Am27LV020 must not be removed from (or inserted into) a socket when V<sub>CC</sub> or V<sub>PP</sub> is applied.
- 3.  $I_{CC1}$  is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- Minimum DC Input Voltage is -0.3 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is Vcc +0.3 V, which may overshoot to Vcc +2.0 V for periods less than 20 ns.

2-30

10




Figure 1. Typical Supply Current vs. Frequency Vcc = 3.6 V, T = 25°C

7.5 -75 -50 -25 0 25 50 75 100 125 150 Temperature in °C

Figure 2. Typical Supply Current vs. Temperature
Vcc = 3.6 V, f = 5 MHz

17342B-6

17342B-5

### **CAPACITANCE**

| Parameter |                       |                 |     | CDV032 |     | /032 | PL  | 032 |      |
|-----------|-----------------------|-----------------|-----|--------|-----|------|-----|-----|------|
| Symbol    | Parameter Description | Test Conditions | Тур | Max    | Тур | Max  | Тур | Max | Unit |
| CIN       | Input Capacitance     | VIN = 0 V       | 10  | 12     | 8   | 10   | 8   | 10  | pF   |
| Соит      | Output Capacitance    | Vout = 0 V      | 12  | 15     | 9   | 12   | 9   | 12  | рF   |

#### Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2.  $T_A = +25^{\circ}C$ , f = 1 MHz.




## SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, and 4)


|  |                 |  | PREL            | IMINARY |        |         |         |      |      |
|--|-----------------|--|-----------------|---------|--------|---------|---------|------|------|
|  | meter<br>nbols  |  |                 |         | Am27L\ | /020/Am | 27LV020 | В    |      |
| JEDEC  |                 | Parameter<br>Description                           | Test Conditions |         | -150   | -200    | -250    | -300 | Unit |
| tavqv  | tacc            | Address to   |                 | Min     |        |         |         |      | ns   |
|  |                 | Output Delay                                       | CE = OE = VIL   | Max     | 150    | 200     | 250     | 300  | ns   |
| tELQV  | tce             | Chip Enable  |                 | Min     |        |         |         |      | ns   |
|  |                 | Output Delay                                       | OE = VIL        | Max     | 150    | 200     | 250     | 300  |      |
| tglav  | toe             | Output Enable to                                   | 0E V:           | Min     |        |         |         |      | ns   |
|  |                 | Output Delay                                       | CE = VIL        | Max     | 65     | 75      | 100     | 120  | 115  |
| tehqz<br>tghqz                               | tDF<br>(Note 2) | Chip Enable HIGH or Output Enable                  |                 | Min     | 0      | 0       | 0       | 0    | ns   |
|  |                 | HIGH, whichever<br>comes first, to<br>Output Float |                 | Max     | 50     | 60      | 60      | 60   |      |
| taxox toh Output Hold from Addresses, CE, or |                 | Min  | 0               | 0       | 0      | 0       | ns      |      |      |
|  | OE, whichever   |  | Max             |         |        |         |         | 115  |      |

#### Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27LV020 must not be removed from, or inserted into a socket or board when Vpp or Vcc is applied.
- Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.40 V to 2.4 V, Timing Measurement Reference Level—Inputs: 0.8 V and 2.0 V, Outputs: 0.8 V and 2.0 V




### **SWITCHING TEST CIRCUIT**



C<sub>L</sub> = 100 pF including jig capacitance

## **SWITCHING TEST WAVEFORM**



17342B-6

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.40 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.




### **KEY TO SWITCHING WAVEFORMS**

| WAVEFORM        | INPUTS                                 | OUTPUTS  |
|-----------------|--|--|
|                 | Must Be<br>Steady                      | Will Be<br>Steady                                  |
|                 | May<br>Change<br>from H to L           | Will Be<br>Changing<br>from H to L                 |
|                 | May<br>Change<br>from L to H           | Will Be<br>Changing<br>from L to H                 |
|                 | Don't Care,<br>Any Change<br>Permitted | Changing,<br>State<br>Unknown                      |
| <b>&gt;&gt;</b> | Does Not<br>Apply                      | Center<br>Line is High<br>Impedance<br>"Off" State |

KS000010

## **SWITCHING WAVEFORM**



- 1.  $\overline{OE}$  may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from OE or CE, whichever occurs first.

2-34

Am27LV020/Am27LV020B

**■** 0257525 0046669 976 **■** 

### PROGRAMMING FLOW CHART




Figure 1. Flashrite Programming Flow Chart

EPROM Products

2-35



# DC PROGRAMMING CHARACTERISTICS (T<sub>A</sub> = +25°C ±5°C) (Notes 1, 2, and 3)

| Parameter<br>Symbol | Parameter Description                    | Test Conditions           | Min  | Max      | Unit |
|---------------------|--|---------------------------|------|----------|------|
| 161                 | Input Current (All Inputs)               | VIN = VIL OF VIH          |      | 10.0     | μА   |
| VIL                 | Input LOW Level (All Inputs)             |                           | -0.3 | 0.8      | ٧    |
| ViH                 | Input HIGH Level                         |                           | 3.0  | V∞ + 0.5 | ٧    |
| Vol                 | Output LOW Voltage During Verify         | loL = 2.1 mA              |      | 0.45     | V    |
| Vон                 | Output HIGH Voltage During Verify        | I <sub>OH</sub> = -400 µA | 2.4  |          | ٧    |
| VH                  | As Auto Select Voltage                   |                           | 11.5 | 12.5     | V    |
| lcc                 | Vcc Supply Current (Program & Verify)    |                           |      | 50       | mA   |
| Ipp                 | V <sub>PP</sub> Supply Current (Program) | CE = VIL, OE = VIH        |      | 30       | mA   |
| Vcc                 | Flashrite Supply Voltage                 |                           | 6.00 | 6.50     | V    |
| V <sub>PP</sub>     | Flashrite Programming Voltage            |                           | 12.5 | 13.0     | ٧    |

# SWITCHING PROGRAMMING CHARACTERISTICS ( $T_A = +25^{\circ}C \pm 5^{\circ}C$ ) (Notes 1, 2, and 3)

| Parameter<br>Symbols |             |                                     |     |     |      |
|----------------------|-------------|-------------------------------------|-----|-----|------|
| JEDEC                | Standard    | Parameter Description               | Min | Max | Unit |
| tavel                | tas         | Address Setup Time                  | 2   |     | μs   |
| tozgu                | toes        | OE Setup Time                       | 2   |     | μs   |
| tovel                | tos         | Data Setup Time                     | 2   |     | μs   |
| tghax                | tah         | Address Hold Time                   | 0   |     | μs   |
| tenox                | tон         | Data Hold Time                      | 2   |     | μs   |
| tgнаz                | tore        | Output Enable to Output Float Delay | 0   | 130 | ns   |
| tves                 | tves        | V <sub>PP</sub> Setup Time          | 2   |     | μs   |
| telen1               | t₽w         | PGM Initial Program Pulse Width     | 95  | 105 | μs   |
| tvcs                 | tvcs        | Vcc Setup Time                      | 2   |     | μs   |
| <b>t</b> ELPL        | tces        | CE Setup Time                       | 2   |     | μs   |
| tgLav                | <b>t</b> oe | Data Valid from OE                  |     | 150 | ns   |

#### Notes:


- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27LV020, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

Am27LV020/Am27LV020B

0257525 0046671 524 📟



# INTERACTIVE AND FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:


17342B-10


- 1. The input timing reference level is 0.8 V for VIL and 3 V for VIH.
- 2. toE and toFP are characteristics of the device, but must be accommodated by the programmer.




## **CDV032**

# 32-Pin Ceramic DIP (measured in inches)








**CLV032** 


# 32-Pin Rectangular Ceramic Leadless Chip Carrier (measured in inches)






### PD 032

# 32-Pin Plastic DIP (measured in inches)



### PL 032

## 32-Pin Rectangular Plastic Leaded Chip Carrier (measured in inches)



\*For reference only. BSC is an ANSI standard for Basic Space Centering.